# Accelerator Functional Unit Developer Guide

# Intel FPGA Programmable Acceleration Card N3000 Variants

Updated for  $Intel^{\$}$  Acceleration Stack for  $Intel^{\$}$  Xeon<sup>\$</sup> CPU with FPGAs: **1.3.1** 



ID: 683190 Version: 2022.07.15

UG-20248

# Contents

1. About This Document
1.1. Acronym List
,
2. Introduction
2.1. Base Knowledge and Skills Prerequisites4         2.1.1. Considerations
3. High Level Description
3.1. Steps for Creating Your AFU6
3.2. N3000 Block Diagram
3.2.1. In-Line Data Path
3.2.2. Supported Ethernet Network Configurations
3.2.4. Internal Interfaces
3.3. Factory Image Description
4. Creating an N3000 FPGA Design
4.1. Create New Project Directory
4.2. Create four Aro Design mes
4.2.2. AFU File
4.2.3. QSF File
4.2.4. SDC File
4.3. Build with make
4.4. Check Timing 41
4.5. Loading Your AFU into the Intel FPGA PAC N300043
4.5.1. Loading Your FPGA Image with JTAG44
4.5.2. AFU Clocks
4.5.3. Creating an AFU with High Level Synthesis (HLS)
5. Capturing Signals in AFU with Signal Tap76
5.1. Adding Signal Tap to the Design77
5.2. Loading FPGA Image86
5.3. Set Up Connections
5.4. How to Exit from the Debug Session
5.5. Troubleshooting Remote Debug Connections
6. Document Revision History for the Accelerator Functional Unit Developer Guide:
Intel FPGA Programmable Acceleration Card N3000 Variants





# **1. About This Document**

This document serves as a high level guide for system architects and hardware developers in developing Accelerator Functional Units (AFUs) for both:

- Intel FPGA Programmable Acceleration Card N3000
- Intel FPGA Programmable Acceleration Card N3000-N

This document is organized as follows:

- 1. Document Introduction and required background knowledge
- 2. High Level Description
- 3. Developing AFUs
- 4. Debugging AFUs

# 1.1. Acronym List

Acronym	Expansion	Description
Intel FPGA PAC N3000-N (referred to as N3000 for this document)	Intel FPGA Programmable Acceleration Card N3000- N	Intel FPGA Programmable Acceleration Card N3000-N is a full-duplex 100 Gbps in-system re-programmable acceleration card for multi-workload networking application acceleration.
AFU	Accelerator Functional Unit	Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance.
AF	Acceleration Function	Compiled Hardware Accelerator image implemented in FPGA logic that accelerates an application.
АРІ	Application Programming Interface	A set of subroutine definitions, protocols, and tools for building software applications.
DPDK	Data Plane Development Kit	The Data Plane Development Kit consists of libraries to accelerate packet processing workloads running on many CPU architectures, including x86, POWER and ARM processors. DPDK runs mostly on Linux with a FreeBSD port available for a subset of DPDK features. The Open Source BSD License DPDK licenses DPDK.
FIU	FPGA Interface Unit	FIU is a platform interface layer that acts as a bridge between platform interfaces like PCIe* and AFU-side interfaces such as CCI-P.
OPAE	Open Programmable Acceleration Engine	The OPAE is a set of drivers, utilities, and API's for managing and accessing AFs.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.

# 2. Introduction

Before using this guide, refer to the user guide that corresponds with your card: Intel<sup>®</sup> Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000 or Intel Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000-N. Both user guides provide an overview of the capabilities of the Intel FPGA PAC N3000 and Intel FPGA PAC N3000-N, referred to as N3000 throughout this document. Both user guides provide instructions for installation and setup of hardware and software components of the stack, including the Open Programmable Acceleration Engine (OPAE) tools used in running diagnostic tools and remotely loading FPGA images. It is essential to familiarize yourself with the concepts developed and to complete the installation and setup procedures covered in both user guides.

To perform AFU development, install the Intel Acceleration Stack for Development as described in the user guide that corresponds with your card: *Intel Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000* or *Intel Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000-N*.

# **Related Information**

- Intel Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000
- Intel Acceleration Stack User Guide: Intel FPGA Programmable Acceleration Card N3000-N

# **2.1. Base Knowledge and Skills Prerequisites**

The Intel Acceleration Stack is an advanced application of FPGA technology. The platform-level complexity has been abstracted away for the AFU developer by the inclusion of all interfaces in the FPGA factory image and a standard Core Cache Interface (CCI-P) interface for host connectivity to your AFU.

This guide assumes the following FPGA logic design-related knowledge and skills:

- FPGA compilation flows including the Intel Quartus<sup>®</sup> Prime Pro Edition design flow.
- Static Timing closure, including familiarity with the Timing Analyzer tool in Intel Quartus Prime Pro Edition, applying timing constraints, Synopsys\* Design Constraints (.sdc) language and Tcl scripting, and design methods to close on timing critical paths.
- RTL and coding practices to create synthesized logic.
- High level synthesis (HLS) and Platform Designer design entry tools are supported.
- RTL simulation tools.
- Signal Tap Logic Analyzer tool in the Intel Quartus Prime Pro Edition software.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



# 2.1.1. Considerations

If you are familiar with other Intel Acceleration Products, there are similarities and differences between the Intel Programmable Acceleration Card with Intel Arria $^{(\! R)}$  10 GX FPGA operation:

- Similarities:
  - CCI-P interface between user logic and Intel supplied PCIe interface
  - OPAE kernel driver and tools for diagnostics and remote debugging
  - FPGA region dedicated to OPAE management logic
- Differences:
  - Partial reconfiguration is not supported
    - The FPGA is a flat design loaded by on board flash
    - User must include encrypted blocks for board management
  - ASE simulation is not supported
  - Automated simulation and synthesis environment set up are not supported
  - *Note:* The OPAE version for the N3000 is not compatible, with previous and current versions of OPAE supporting Intel PAC with Intel Arria 10 GX FPGA.



# **3. High Level Description**

The N3000 provides you with a rapid design methodology for creating complex FPGA and Intel Xeon<sup>®</sup> networking applications. You are provided the following:

- An Intel certified board with Intel Arria 10 GT FPGA, PCIe interfaces, external memories, board management controller and Ethernet network interface devices.
- FPGA factory image design demonstrating all interfaces.
- Software tools for running board diagnostics with FPGA factory image, performing FPGA remote update, and reading board sensors.
- Internal FPGA Nios<sup>®</sup> II controller and firmware for Ethernet re-timer provisioning and board control functions. You must include this block in your design.
- The FPGA design flow, which supports flexible Ethernet data flow configurations supporting your developed packet processing functions.

The Intel supplied board, FPGA IP blocks and software allow you to focus on your value added functionality.

# **3.1. Steps for Creating Your AFU**

The following steps are suggested for designing a custom FPGA application for the N3000:

- 1. Become familiar with the board and FPGA block diagrams, interfaces and code provided within the N3000 factory image.
- 2. Review the *Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual.* You must follow the interface requirements and include required registers in your design for proper N3000 operation.

In addition, the OPAE Basic Building Blocks wiki provides CCI-P tutorials and basic building blocks (BBB) for interfacing your AFU. You are strongly encouraged to review this resource. The Memory Properties Factory BBB is an essential component for transaction ordering in AFUs requiring more complex host interfacing functions.

- 3. Define and plan your FPGA application.
- 4. Copy the Initial\_Shell\_AFU files and directory structure. This directory structure is the starting point for your design.
- 5. Implement your FPGA application. You can use one or a combination of the following design entry methods:
  - a. RTL (System Verilog/VHDL)
  - b. Platform Designer
  - c. HLS

Note: Existing design blocks can be added as required.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



- 6. Implement host software code.
- 7. Simulate your design at the unit level.
- 8. Create timing constraints files.
- 9. Update the Intel Quartus Prime Settings File (afu.gsf) to add your new blocks.
- 10. Compile, synthesize, place and route your new design using provided makefile.
- 11. Validate timing closure.
- 12. Validate power consumption.
- 13. The provided makefile compilation script includes a post-compilation script that creates a raw binary file.
- 14. The raw binary file is used as an input to the Intel Acceleration Stack utility PACSign. PACSign adds a required header to the raw binary file. The output file from PACSign is validated by the N3000 Intel MAX<sup>®</sup> 10 Root of Trust for storage in the N3000 flash storage.
- 15. Flash the binary file produced by PACSign into FPGA flash using fpgasupdate.
- 16. Use the rsu utility to load the new FPGA binary file from flash into the FPGA.
- 17. If needed, use the Signal Tap tool to diagnose and resolve issues.

### **Related Information**


Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual

# 3.2. N3000 Block Diagram

The board level N3000 block is shown below:




Figure 1. N3000 Block Diagram



As can be seen in Figure 1 on page 8, the Intel Arria 10 FPGA is central to data and control flow. Within the Intel Arria 10 FPGA, there are both data and control IP cores that are required for the board to work properly. You must include these required IP cores in your designs. Figure 2 on page 9 illustrates the Intel provided required and optional blocks as well as the  $ccip_std_afu$  block where your design is instantiated.



### Figure 2. ccip\_std\_afu Block




# 3.2.1. In-Line Data Path

The N3000 supports multiple data path options. Your application can use one or more of these data options.

Ethernet data can be processed in-line where traffic traverses: QSFP > Intel Arria 10 FPGA > Intel Ethernet Controller XL710-BM2 NIC > Host and/or QSFP > Intel Arria 10 FPGA > Host. These data paths are shown below:

## Figure 3. Data Path







Data can also be processed in a look-aside configuration where the data comes into the Intel Arria 10 FPGA from the host PCIe interface, the FPGA processes the data and then sends the data back to the host through the PCIe connection. Some examples of look-aside processing are compression/de-compression and encryption/decryption.

# **3.2.2. Supported Ethernet Network Configurations**

Network Configuration	QSFP28 A	QSFP28 B	Intel XL710 #1	Intel XL710 #2	Supported Board OPN
8 x 10GbE	4 x 10GbE	4 x 10GbE	4 x 10GbE	4 x 10GbE	BD-NFV-N3000-1
2 x 2 x 25GbE	2 x 25GbE	2 x 25GbE	2 x 40GbE	2 x 40GbE	BD-NFV-N3000-2 BD-NFV-N3000-N
4 x 25GbE	4 x 25GbE	Not Used	2 x 40GbE	2 x 40GbE	BD-NFV-N3000-2 BD-NFV-N3000-N

The N3000 has three network configurations:

- 2 QSFP ports where each QSFP supports 4 10 GbE lanes this configuration is referred to as 8 X 10 G
- 2 QSFP slots where each QSFP supports 2 25 GbE lanes this configuration is referred to as 2 x 2 x 25 G
- 1 QSFP port where 4 25 GbE lanes are supported. This configuration is referred to as 4 x 25 G

*Note:* The above network configurations are the only ones supported.

The fpga\_top block contains a Nios II processor and firmware that configures the network settings for the Intel C827 Ethernet re-timer device. This Nios II firmware is not user editable.

The Intel Ethernet Controller XL710-BM2 network interface controller (NIC) is configured during board manufacturing to be either 10G or 40G. You cannot change the Intel Ethernet Controller XL710-BM2 NIC to switch between 10G and 40G. If your data path requires the Intel Ethernet Controller XL710-BM2 NIC, then you cannot switch between 10G and 25G network configurations. You can switch FPGA images between any of the supported network configurations.

# **3.2.3. Provided Files**

The N3000 Acceleration Stack for Development software release provides the files for an example design. You can review this file set as a learning step for the creation of your design.

To access the files, go to your N3000 software installation directory and enter the following commands:


```
$ cd <N3000 Installation Directory>/inteldevstack/rtl/n3000_1_3_v1.5.7
$ export N3000_EXAMPLE_ROOT=$PWD
```

# **3.2.3.1. Directory Structure**

The supplied FPGA files are a combination of clear text and encrypted files.







The directory structure of the supplied source files is shown below:

Directory Structure of the Factory\_Image sub directory:

- /hw/afu this is where the AFU factory image example is located
  - /hw Sub directory with clear text RTL, afu.qsf and afu.sdc
  - /sw Sub directory with example software code
- /hw/pac this is where Ethernet MAC, external memory interface, and encrypted FIM is included
- /prj/pac\_baseline Intel Quartus Prime project files
- /prj/pac\_baseline/build programming files and build reports after
  compilation completes
- At the top of the directory tree is the Makefile used in compiling the project.
- The hello\_afu sub directory contains a simple example AFU illustrating design points. The Initial\_Shell\_AFU contains a starting directory structure for your new AFU design.

# 3.2.4. Internal Interfaces

The ccip\_std\_afu module has the following interfaces:





- 1. Core Cache Interface (CCI-P) This is an FPGA Host PCIe interface required for OPAE stack operation.
- 2. Ethernet interface This interface provides each Ethernet interface as individual or Multiplexed Avalon<sup>®</sup> streaming interface bus or buses.
- 3. Local Memory Each external memory has an Avalon memory-mapped interface interface.
- 4. PCIe Optional secondary PCIe interface can be included if needed in your AFU for additional host - FPGA data transfer capability.

# 3.2.4.1. Core Cache Interface (CCI-P)

The N3000 uses the CCI-P interface for compatibility with the OPAE software stack and drivers. The N3000 has the FIU capabilities of the Intel PAC with Intel Arria 10 GX FPGA as shown in the Comparison of FIU Capabilities section of the Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual.

Note: You must develop a detailed understanding of the CCI-P Interface as described in the CCI-P Interface section of the Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual.

Signal	Width	Direction	Description
pClk	1	Input	200 MHz system clock. All CCI-P signals are synchronous to this signal.
pClkDiv2	1	Input	200 MHz system clock. This signal is a copy of ${\tt pClk}.$ Please ignore name
pClkDiv4	1	Input	200 MHz system clock. This signal is a copy of ${\tt pClk}.$ Please ignore name.
uClk_usr	1	Input	User clock – Default = 312.5 MHz clock. To use this clock, set USE_BBS_CLK=1 in make settings.
uClk_usrDiv2	1	Input	User clock – Default = 156.25 MHz clock. To use this clock, set USE_BBS_CLK=1 in make settings.
G_CLK100	1	Input	100 MHz global reference clock, for optional PCIe IP core or additional PLLs if needed
t_if_ccip_Rx	struc	Input	CCI-P data input structure defined in ccip_if_pkg.sv
t_if_ccip_Tx	struc	Output	CCI-P data output structure defined in ccip_if_pkg.sv
pck_cp2af_softReset	1	Input	Active high reset. Synchronous with ${\tt pClk}$ asserted for 256 clock cycles.
pck_cp2af_pwrState	2	Input	Present, but not used
pck_cp2af_error	1	Input	Present, but not used

The N3000 has the following signals in the CCI-P interface:

The CCI-P clocks: pClk, pClkDiv2, pClkDiv4, uClk\_usr, and uClk\_usrDiv2 do not allow you to change frequencies. If your AFU requires a different clock frequency, then instantiate a new PLL and use the G CLK100 as a PLL reference clock.

# **Related Information**

Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) **Reference Manual** 





# 3.2.4.1.1. FPGA Internal Register Access


Access to internal FPGA registers with the PCIe 0 CCI-P interface uses Memory Mapped I/O (MMIO) access. You may use the following types of internal registers:

- Direct access
- Indirect access

Direct access registers consist of MMIO addressable registers. The provided example design hello\_afu.sv illustrates direct access registers.

The CCI-P protocol MMIO address space is limited to 256 kB. The indirect access registers provide a mechanism to address larger areas by including control and response registers for extended slave addressing. AFU designers may use the provided ccip\_to\_avmm module to provide indirect access for your Avalon memory-mapped interface slave modules. The ccip\_to\_avmm module block diagram is shown below:

### Figure 4. CCI-P to Avalon memory-mapped interface Block



As can be seen in this block diagram, this module consists of the following:

- ccip\_async\_shim CCI-P to and from Avalon clock domain crossing
- ccip\_avmm\_mmio converts MMIO to and from Avalon memory-mapped interface
- bbs\_regs\_mm\_wrap contains CCI-P required DFH and AFU ID registers and indirect command and status registers

The indirect command and status registers are defined as follows:

### Table 1. Control Register

Field Name	Range	Access	Description
cmd	[63:62]	RW	Command for slave: 0x0 - NOP 0x1 - indirect read request 0x2 - indirect write request
addr	[61:32]	RW	Slave address
Write data	[31:0]	RW	Slave write data

For an indirect write request:

1. Write the following to the Control register:

Send Feedback





- cmd = 0x2•
- addr .
- Write data
- 2. Poll on the RW valid field of the Status register for RW valid = 1 to verify that the write is successful.

For an indirect read request,:

- 1. Write the following to the Control register::
  - cmd = 0x1
  - addr
- 2. Poll on the RW valid field of the Status register for RW valid = 1 to verify that the RD Data field contains valid data.

### BBS\_regs\_mm\_wrap Access Behavior

The following figures show the bbs\_regs\_mm\_wrap upstream Avalon memorymapped interface slave to downstream Avalon memory-mapped interface slave waveforms for indirect write and read operations.

Pay attention to the downstream Avalon memory-mapped interface master waveforms Note: for proper operation with your slave module.

### Indirect Write and Read Requests with Non-Blocking Access

The back pressure signal (avmm\_s\_waitrequest) is not used from the indirect access module to the CCI-P; and a write (WR) or read (RD) transaction can start at any time, but must complete in the next clock cycle.

Figure 5 on page 15 and Figure 6 on page 16 demonstrate this behavior:





# Figure 5. Avalon memory-mapped interface Waveforms for Indirect Write Request with NONBLOCKING\_ACCESS\_EN = 1

avmm_s_waitrequest					İ/////	
avmm_s_write				/		
avmm_s_read				/		
avmm_s_addr		ad	dr)/////			
avmm_s_writedata		/////wr_	_c <i>X/////</i>		///////	
avmm_s_readdatavalid						
avmm_s_readdata					İ/////	
avmm_m_waitrequest				1		<i>\////////////////////////////////////</i>
avmm_m_write				1		
avmm_m_read						
avmm_m_addr				addr		X/////////////////////////////////////
avmm_m_writedata			X	// data		X/////////////////////////////////////
avmm_m_readdatavalid						
avmm_m_readdata	· ////////////////////////////////////				· ///////	





#### Avalon memory-mapped interface Waveforms of Indirect Read Request with Figure 6. NONBLOCKING\_ACCESS\_EN = 1



# Write and Indirect Read Requests with Blocking Access


The back pressure signal (avmm\_s\_waitrequest) is always set to '1' in the NOP state; and a write (WR) or read (RD) transaction can start when avmm\_s\_waitrequest = 1, but cannot finish until avmm\_s\_waitrequest != 0.

Figure 7 on page 17 and Figure 8 on page 18 demonstrate this behavior:





3. High Level Description 683190 | 2022.07.15



## **Figure 7.** Write Request with NONBLOCKING\_ACCESS\_EN = 0





# avmm\_s\_waitrequest avmm\_s\_write avmm\_s\_read addr avmm\_s\_addr avmm s writedata / rd\_c avmm\_s\_readdatavalid avmm\_s\_readdata avmm\_m\_waitrequest avmm\_m\_write avmm m\_read addr avmm\_m\_addr avmm\_m\_writedata avmm m readdatavalid avmm\_m\_readdata data

## Figure 8. Waveform of Indirect Read Request with NONBLOCKING\_ACCESS\_EN = 0


# Avalon memory-mapped interface Master Response to a Read Request with Non-Blocking and Blocking Access

You can read data on the bus for the following conditions:

- When AVMM\_MASTER\_READDATAVALID\_EN = 1 and avmm\_m\_readdatavalid are valid
- When AVMM\_MASTER\_READDATAVALID\_EN = 0 and (!avmm\_m\_waitrequest & avmm\_m\_read) are valid

Figure 9 on page 18 and Figure 10 on page 19 demonstrate this behavior:

# Figure 9. Avalon memory-mapped interface Master Response to a Read Request with NONBLOCKING\_ACCESS\_EN = 1







# **Figure 10.** Avalon memory-mapped interface Master Response to a Read Request with NONBLOCKING\_ACCESS\_EN = 0




### **Related Information**

- Ethernet MAC Wrapper Register Access on page 30
- Ethernet MAC Wrapper Register Access on page 30
- CCI-P Async Shim Basic Building Block
- CCI-P Basic Building Block Wiki

# **3.2.4.2. Ethernet Interface**

The N3000 has Ethernet MAC IP cores to provide Ethernet receive packet delineation and transmit packet origination. The Ethernet MACs are instantiated in both the network interface and the N3000 Intel Ethernet Controller XL710-BM2 NIC interface, as shown below:





#### Figure 11. **Instantiated Ethernet MACs**

The nfv\_eth\_wrapper module is configurable by Verilog parameters for the type of Ethernet interface (10, 25 or 40 G), number of interfaces and aggregated or disaggregated style of the AFU interface. The setting of these Verilog parameters is performed by the Makefile option settings described in the Build with make section. The nfv eth wrapper module includes the following:

- Ethernet MAC
- PLL
- Multiplex/De-Multiplex blocks

The AFU Ethernet interface has three options with the following properties:


## **Aggregated:**

- 1. One Avalon streaming interface bus aggregating all traffic from each Ethernet interface
- 2. Common clock
- 3. Each Ethernet channel is identified by Avalon streaming interface channel identifier
- 4. Full Ethernet MAC statistics provided

The aggregated option allows your AFU to have a common packet processing pipeline. The aggregated option uses more FPGA resources and introduces delay from a packet buffer.




#### Figure 12. **8x10G Multiplexor**



#### Figure 13. **8x10 De-Multiplexor**

Send Feedback




## **Disaggregated:**

intel


- 1. Each Ethernet MAC has an Avalon streaming interface bus provided as an array of Avalon streaming interface. Each channel is identified by array index.
- 2. Received packets with errors (CRC, length errors) are dropped from MAC.
- 3. Egress FIFO saturation based flow control is provided to AFU.
- 4. One common clock is used by AFU logic.

The disaggregated configuration reduces FPGA resources removing the multiplex/demultiplex blocks.

# Figure 14. MAC RX Packet MUX



### Figure 15. MAC TX DEMUX



Accelerator Functional Unit Developer Guide: Intel FPGA Programmable Acceleration Card N3000 Variants






# **Lightweight Mode**

- 1. Disaggregated Avalon streaming interface interfaces from each MAC.
- 2. MUX function passes received traffic directly to the AFU.
- 3. The AFU must control the data stream by removing frames with errors and controlling the flow.
- 4. Each MAC interface has a separate clock.
- 5. No Ethernet statistics provided in Ethernet MACs.


*Note:* The Lightweight mode is not supported for 10G applications.



### Figure 16. MAC RX Packet MUX



# Figure 17. MAC TX DEMUX



# **Related Information**

Build with make on page 37

# **3.2.4.3. Ethernet MAC**

The 25 GbE MAC IP core is documented in the 25G Ethernet Intel Arria 10 FPGA IP User Guide. The N3000 configures the 25 GbE MACwith the following parameters set:

# Table 2. 25G MAC IP Setting

Parameter	IP Core parameter setting
Ready Latency	0
Enable RS-FEC	Off
Enable flow control	On
Enable link fault generation	On
Enable preamble pass through	Off
Enable TX CRC pass through	Off
Enable MAC statistics counters	On Off for Light weight mode
Enable IEEE 1588	Off

The Intel C827 Re-timer performs FEC functionality, therefore the A10 Ethernet MAC does not have RS-FEC enabled.





The 10 GbE MAC IP core is documented in: Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide

The 40 GbE MAC IP core is documented in: Low Latency 40-Gbps Ethernet IP Core User Guide

The 40 and 10 GbE MAC IP core are set with the following parameters:

### Table 3.40G MAC IP Setting

Parameter	IP core parameter setting
Enable SyncE	Off
PHY reference	644.53125MHz
Use external TX MAC PLL	On
Flow control mode	Standard flow control
Average inter-packet gap	12
Enable 1588 PTP	Off
Enable link fault generation	On
Enable TX CRC insertion	On
Enable preamble pass through	Off
Enable alignment EOP on FCS word	On
Enable TX statistics	On
Enable RX statistics	On
Enable strict SFD checking	Off


# 3.2.4.4. 40G - 25G Gearbox

For 25 GbE operation, the Intel Arria 10 FPGA provides a gearbox that rate adjusts between the 25 GbE network interface and the Intel Ethernet Controller XL710-BM2 NIC 40 GbE interface.

Received 25 GbE traffic is written into a per port 32 kB Intel Arria 10 FPGA FIFO. The FIFO data is read out on packet boundaries using a 40 GbE rate where an entire packet is transferred to the Intel Ethernet Controller XL710-BM2 NIC. The Intel Arria 10 FPGA extends the interframe packet gap to the Intel Ethernet Controller XL710-BM2 NIC such that the data rate is 40 Gb, however the number of packets transferred is determined by the number of packets received from the 25 GbE network port.

The Intel Ethernet Controller XL710-BM2 NIC sends Ethernet traffic to the Intel Arria 10 FPGA over a 40 GbE path. The Intel Arria 10 FPGA buffers the 40 GbE traffic in a 32 kB packet-based FIFO. If the Intel Arria 10 FPGA FIFO exceeds half fill level, then the Intel Arria 10 FPGA asserts a backpressure external pin, signaling the Intel Ethernet Controller XL710-BM2 NIC to extend the interframe packet gap. Once the Intel Arria 10 FPGA FIFO capacity drops to a quarter of capacity, then the backpressure external pin is de-asserted. This extended interframe packet gap reduces the packet rate such that the resulting data rate is 25 Gb. The backpressure signals are connected to the ccip\_std\_afu module. The Intel Ethernet Controller XL710-BM2 NIC to Intel Arria 10 FPGA data flow is shown in this figure:

# Figure 18.



# **MAC TX DEMUX**


# 3.2.4.5. External Memory Interfaces

The N3000 has the following external memory interfaces as shown in the board block diagram below:









- DDR4 2133 Mb/s total 9 GB
  - DDR4A and DDR4B each 4 GB banks
    - 64-bit wide
    - Ping-Pong physical interface
  - DDR4C 1 GB bank
    - 16-bit wide
- QDR4 1066 MHz 144 Mb
  - 8M x 18

### **Related Information**

External Memory Interfaces Intel Arria 10 FPGA IP User Guide

# 3.2.4.5.1. DDR4A and DDR4B

Both DDR4A and DDR4B use the Ping Pong PHY described in the *Intel Arria 10 EMIF Ping Pong PHY Description* section of the *External Memory Interfaces Intel Arria 10 FPGA IP User Guide*.





The Ping Pong PHY is physically implemented in the board design. The Ping Pong PHY design has two independent memory controllers per DDR4 interface where your interface consists of two Avalon memory-mapped interface interfaces. See DDR4A user interface below (please note, DDR4B is identical).

ccip_std_afu Direction	Width	Signal Name	Description
DDR4A_0 Interface			
input		ddr4a_avmm_0_clk	266 MHz clock sourced from EMIF
input		ddr4a_avmm_0_reset_n	Active low reset to user logic. Reset for the user clock domain. Asynchronous assertion and synchronous de-assertion
input		ddr4a_avmm_0_waitrequest	Wait-request is asserted when controller Avalon memory-mapped interface interface is busy
input	[255:0]	ddr4a_avmm_0_readdata	Read data from external memory
input		ddr4a_avmm_0_readdatavalid	Indicates readdata is valid when high
output	[6:0]	ddr4a_avmm_0_burstcount	Number of transfers in each read/write burst
output	[255:0]	ddr4a_avmm_0_writedata	AFU supplied data to written to external memory
output	[25:0]	ddr4a_avmm_0_address	Word address forAvalon memory-mapped interface interface of memory controller
output		ddr4a_avmm_0_write	Write request from AFU
output		ddr4a_avmm_0_read	Read request from AFU
output	[31:0]	ddr4a_avmm_0_byteenable	Write byte enable from AFU
DDR4A_1 Interface			
input		ddr4a_avmm_1_clk	Copy of ddr4a_avmm_0_clk
input		ddr4a_avmm_1_reset_n	Secondary active low reset to user logic. Reset for the user clock domain. Asynchronous assertion and synchronous de-assertion
input		ddr4a_avmm_1_waitrequest	Wait-request is asserted when controller Avalon memory-mapped interface interface is busy
input	[255:0]	ddr4a_avmm_1_readdata	Read data from external memory
input		ddr4a_avmm_1_readdatavalid	Indicates readdata is valid when high
output	[6:0]	ddr4a_avmm_1_burstcount	Number of transfers in each read/write burst
output	[255:0]	ddr4a_avmm_1_writedata	AFU supplied data to written to external memory
output	[25:0]	ddr4a_avmm_1_address	Word address for Avalon memory-mapped interface interface of memory controller
output		ddr4a_avmm_1_write	Write request from AFU
output		ddr4a_avmm_1_read	Read request from AFU
output	[31:0]	ddr4a_avmm_1_byteenable	Write byte enable from AFU

You can combine both of the Ping Pong Avalon memory-mapped interface interfaces from one DDR4 bank to form a 512-bit interface with an Avalon combiner. The factory image example demonstrates the use of the Avalon combiner.





The DDR4A and DDR4B interfaces are suited to large record storage, off chip deep packet queues and other storage needs.

## 3.2.4.5.2. DDR4C

ccip_std_afu Direction	Width	Signal Name	Description
input		ddr4c_avmm_0_clk	266 MHz clock sourced from EMIF
input		ddr4c_avmm_0_reset_n	Active low reset to user logic. Reset for the user clock domain. Asynchronous assertion and synchronous de-assertion
input		ddr4c_avmm_0_waitrequest	Wait-request is asserted when controller Avalon memory-mapped interface interface is busy
input	[127:0]	ddr4c_avmm_0_readdata	Read data from external memory
input		ddr4c_avmm_0_readdatavalid	Indicates readdata is valid when high
output	[6:0]	ddr4c_avmm_0_burstcount	Number of transfers in each read/write burst
output	[127:0]	ddr4c_avmm_0_writedata	AFU supplied data to written to external memory
output	[25:0]	ddr4c_avmm_0_address	Word address for Avalon memory-mapped interface interface of memory controller
output		ddr4c_avmm_0_write	Write request from AFU
output		ddr4c_avmm_0_read	Read request from AFU
output	[15:0]	ddr4c_avmm_0_byteenable	Write byte enable from AFU

The <code>ccip\_std\_afu</code> interfaces to DDR4C by an Avalon memory-mapped interface interface as defined below:

## 3.2.4.5.3. QDR4 Interface

The external QDR4 SRAM is well suited for fast table look ups and external statistics counter storage due to the fast random access capabilities of QDR4 SRAM. QDR4 SRAM transfers 4 data words per clock cycle. QDR4 SRAM also has two independent bidirectional double data rate ports that support concurrent read/write transactions on both ports.

The multiple access ports of the QDR4 SRAM results in the internal interface providing 8 – Avalon memory-mapped interface interfaces for this external memory device. The interface is shown below:

ccip_std_afu Direction	Width	Signal Name	Description
input		qdr_avmm_clk	266 MHz clock sourced from EMIF
input		qdr_avmm_reset_n	Active low reset to user logic. Reset for the user clock domain. Asynchronous assertion and synchronous de-assertion
input		qdr_avmm_waitrequest [7:0]	Wait-request is asserted when controller Avalon memory-mapped interface interface is busy
input	[35:0]	qdr_avmm_readdata [7:0]	Read data from external memory
input		qdr_avmm_readdatavalid [7:0]	Indicates readdata is valid when high
			continued




ccip_std_afu Direction	Width	Signal Name	Description
output	[2:0]	qdr_avmm_burstcount [7:0]	Number of transfers in each read/write burst
output	[35:0]	qdr_avmm_writedata [7:0]	AFU supplied data to written to external memory
output	[21:0]	qdr_avmm_address [7:0]	Word address for Avalon memory-mapped interface interface of memory controller
output		qdr_avmm_write [7:0]	Write request from AFU
output		qdr_avmm_read [7:0]	Read request from AFU

# 3.2.4.6. Ethernet MAC Wrapper Register Access

Host processor access to Ethernet MAC Wrapper is by the CCI-P interface using MMIO indirect access as described in the *FPGA Internal Register Access* section. The RTL modules for register access are included in the encrypted portion of N3000 design and these modules must be included in your design.

There are two Ethernet MAC Wrappers where one wrapper is connected to the network and the other is connected to the Intel Ethernet Controller XL710-BM2 NIC, as shown below:

## Figure 20. Ethernet Wrapper Register Access



The Ethernet MAC Wrapper registers consist of the following:

- CCI-P required Device Feature Header (DFH) and Information registers are located inside fpga\_top.
- Indirect access control register and status registers are located in phy\_indir\_wrap.
- Ethernet MAC, PHY and multiplex/de-multiplex control and status registers are located in nfv\_eth\_wrapper.

For an example of how software accesses the Ethernet MAC wrapper, see the python source file included with the OPAE software release installation:

inteldevstack/src/opae-\*.\*/usr/tools/extra/fpgadiag/fpgastats.py





The following description of registers below is provided for informational purposes. Do not change or modify this area code, but understanding how this works helps you create your AFU. When the lightweight mode is used, the Ethernet MAC registers are not included.

These registers are organized as follows:

## Table 4. Ethernet MAC Registers

Register	Address Offset
ETH_GROUP_0_DFH	0x7000
ETH_GROUP_0_INFO	0x7008
ETH_GROUP_0_CTRL	0x7010
ETH_GROUP_0_STAT	0x7018
ETH_GROUP_1_DFH	0x8000
ETH_GROUP_1_INFO	0x8008
ETH_GROUP_1_CTRL	0x8010
ETH_GROUP_1_STAT	0x8018

The Information register consists of the following fields:

Table 5.	Information	Register	Fields
----------	-------------	----------	--------

FIELD NAME	RANGE	ACCESS	DEFAULT	DESCRIPTION	
Reserved	[63:26]	RsvdZ	0x0	Reserved	
MAC light weight mode	[25]	RO	0x0	0 - MACs are in normal mode 1 - MACs are in light weight mode	
Direction	24	RO	0x0	0 – XL710 side 1 - Network side	
Speed_Gbs	[23:16]	RO	0xA	Allowed: 10, 25, 40 Gbs.	
NofPHYs	[15:8]	RO	0x8	Number of PHYs in group	
GroupID	[7:0]	RO	0x0	Unique identifier of phy group. $ETH_GROUP_0 = 0$ , $ETH_GROUP_1 = 1$	

The indirect control field has one version for 10G mode and a second version for 25G and 40G mode. The 10G mode is shown below:

# Table 6.10G Indirect Control Field

FIELD NAME	RANGE	ACCESS	DEFAULT	DESCRIPTION	
command	[63:62]	RW	0x0	Command: 0x0 - NOP 0x1 - RD request 0x2 - WR request	
reserved	[61:54]	RO	0x0		
device select	[53:49]	RW	0x0	0x0 - Ethernet Wrapper regs select 0x2, 0x4, 0x6, 0x8, 0xA, 0xC, 0xE, 0x10 - PHY select 0x3, 0x5, 0x7, 0x9, 0xB, 0xD, 0xF, 0x11 - MAC select	
continued					ued





PHY select				device select = 0x2, 0x4, 0x6, 0x8, 0xA, 0xC, 0xE, 0x10
add features select	[48]	RW	0x0	0x0 - phy select 0x1 - reset controller / link status select
PHY Address/reset ctrl/link status	[47:32]	RW	0x0	add features select = 0x0: PHY reconfiguration interface www.altera.com/literature/hb/arria-10/ ug_arria10_xcvr_phy.pdf add features select = 0x1: ref. to add features tab.
MAC register address	[48:32]	RW	0x0	When device select = 0x3, 0x5, 0x7, 0x9, 0xB, 0xD, 0xF, 0x11 This field is for Ethernet MAC IP registers as defined in: www.altera.com/en_US/pdfs/literature/ug/ ug_32b_10g_ethernet_mac.pdf.
ethernet wrapper regs address	[48:32]			When device select = 0x0 This field includes Ethernet Mux/De-Mux registers
write data	[31:0]	RW	0x0	Write data for phy registers

For 25G and 40G mode:

#### Table 7. 25G and 40G Indirect Control Field

FIELD NAME	RANGE	ACCESS	DEFAULT	DESCRIPTION
command	[63:62]	RW	0x0	Command: 0x0 - NOP 0x1 - RD request 0x2 - WR request
reserved	[61:54]	RO	0x0	
device select	[53:49]	RW	0x0	0x0 - ethernet wrapper regs select 0x2, 0x4, 0x6, 0x8 - PHY select 0x3, 0x5, 0x7, 0x9 - MAC select
PHY select				device select = $0x2$ , $0x4$ , $0x6$ , $0x8$
add features select	[48]	RW	0x0	0x0 - phy select 0x1 - reset controller / link status select
PHY Address/reset ctrl/link status	[47:32]	RW	0x0	add features select = $0x0$ : add features select = $0x1$ : ref. to add features tab.
MAC select				device select = 0x3, 0x5, 0x7, 0x9
	[48:32]			
Ethernet Wrapper regs address	[48:32]			When device select = 0x0 This field includes Ethernet Mux/De-Mux registers

## **Related Information**

- FPGA Internal Register Access on page 13 ٠
- FPGA Internal Register Access on page 13 ٠

# 3.3. Factory Image Description

The N3000 provides an example design that demonstrates usage of the key interfaces available to the ccip\_std\_afu module.







The block diagram of each network configuration is shown below:

#### EEPROM EEPROM A10 FPGA Eth Wrapper 8x10 Mode Only Eth Wra Ext. Ibk PKVL Av10 AVST UPL AVST CSR Ext. Ibk QSFP FVL 4x1( PKVL **v**8 PCle PCle x 16 edge onnecto PCle x16 Host SW Switch AvMM AvMM PCle Gen3 8x PCle x8 BBS UPL ETH Group PCIe Ibk (NLB) Mem Test (DMA) MUX ETH Group PCle Gen3 8x Ext Mem Status NIOS PKVI/SPI Ctrl PCIe x8 MAC ROM FME Private Features rivate eatures NIOS PKVL SMBus DDR4 DDR4 Ctrlr Ctrlr SPI/QSPI Ctrlr DDR4 Ctrlr QDRIV Ctrlr 120 DDR4 Mem MAC DDR4 ROM Mem DDR4 Mem QDRIV Mem MDIO ► NIOS Flash 120 IRQ A 10 img Flash

# Figure 21. Factory Image Block Diagram for 8x10 GbE







#### Figure 23. Factory Image Block Diagram for 4x25 GbE

The Factory Images include the following high level functions:

- Memory-to-memory DMA blocks illustrating host to and from external memory transfers. For more information about this component, refer to the DMA Accelerator Functional Unit (AFU) User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA.
- Native Loopback to test memory reads and writes, bandwidth, and latency. For ٠ more information, refer to the Native Loopback Accelerator Functional Unit (AFU) User Guide.
- Aggregated Ethernet interface
- Required board management functions •

# **Related Information**

- DMA Accelerator Functional Unit (AFU) User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
- Native Loopback Accelerator Functional Unit (AFU) User Guide





# 4. Creating an N3000 FPGA Design

In this section, steps are provided to create your AFU. The following AFU design directories are included:

- hello\_afu this is a simple AFU design illustrating basic design concepts
- Factory\_Image this is a complex AFU design illustrating usage of Ethernet and external memories
- Initial\_Shell\_AFU this design directory serves as the starting point for your AFU. The required project files are included.

In this section, you are referred to these design directories as a way to highlight points in the AFU creation, compilation and running of an application on the N3000. Use these points to create more complex AFU designs for your specific application.

# 4.1. Create New Project Directory

The Initial\_Shell\_AFU provides the starting structure for your AFU design.

Create a new project directory and copy the Initial\_Shell\_AFU files to the new project directory.

\$ mkdir <Your new project directory name> \$ cd <Your new project directory name> \$ cp -R \$N3000\_EXAMPLE\_ROOT/Initial\_Shell\_AFU/\* .

Your design directory is now ready for your new design work.

# 4.2. Create Your AFU Design Files

As a minimum, create the following files for your AFU design:

- 1. ccip\_std\_afu.sv this file is where your AFU connects to CCI-P fabric, external memory and Ethernet
- 2. An AFU file. You can see AFU examples in hello\_afu/hw/afu/hw/rtl/ hello\_afu.sv and Factory\_Image/hw/afu/rtl/afu
- 3. afu.qsf this Intel Quartus Prime file adds your RTL and design files
- 4. afu.sdc this Intel Quartus Prime file specifies your AFU timing constraints

# 4.2.1. ccip\_std\_afu.sv

;

The Initial\_Shell\_AFU includes ccip\_std\_afu.sv starting file where you can instantiate your AFU. Review of this file shows import ccip\_if\_pkg::\* to include definitions of CCI-P interface structures.

```
import ccip_if_pkg::*; //required for CCI-P definitions
module ccip_std_afu #( ....
;
```

There is a CCI-P interface register to improve timing as shown below:

```
// ______
// Register SR <--> PR signals at interface before consuming it
(* noprune *) logic [1:0] pck_cp2af_pwrState_T1;
(* noprune *) logic
                       pck_cp2af_error_T1;
logic
                        pck_cp2af_softReset_T1;
t_if_ccip_Rx pck_cp2af_sRx_T1;
t_if_ccip_Tx pck_af2cp_sTx_T0;
                        pck_af2cp_sTx_T0;
t_if_ccip_Tx
// Register PR <--> PR signals near interface before consuming it
// _____
ccip_interface_reg inst_green_ccip_interface_reg (
   .pck_cp2af_softReset_T0
   .pClk
                                (pClk),
                               (pck_cp2af_softReset),
                               (pck_cp2af_pwrState),
(pck_cp2af_error),
   .pck_cp2af_pwrState_T0
    .pck_cp2af_error_T0
   .pck_cp2af_sRx_T0
                               (pck_cp2af_sRx),
   .pck_af2cp_sTx_T0
                               (pck_af2cp_sTx_T0),
   .pck_cp2af_softReset_T1 (pck_cp2af_softReset_T1),
.pck_cp2af_pwrState_T1 (pck_cp2af_pwrState_T1),
.pck_cp2af_error_T1 (pck_cp2af_error_T1),
.pck_cp2af_sRx_T1 (pck_cp2af_sRx_T1),
   .pck_cp2af_sRx_T1
                                (pck_cp2af_sRx_T1),
   .pck_af2cp_sTx_T1
                                (pck_af2cp_sTx)
);
```

Your AFU design connects to this registered CCI-P interface.

# 4.2.2. AFU File

Your AFU requires a CCI-P package and a UUID for proper connectivity with host software. See example below:

```
import ccip_if_pkg::*;
module hello_afu
(
    input clk, // Core clock. CCI interface is synchronous to this clock.
    input reset, // CCI interface ACTIVE HIGH reset.
    // CCI-P signals
    input t_if_ccip_Rx cp2af_sRxPort,
    output t_if_ccip_Tx af2cp_sTxPort
    );
    `define AFU_ACCEL_UUID 128'h850adcc2_6ceb_4b22_9722_d43375b61c66
    // The AFU must respond with its AFU ID in response to MMIO reads of
    // the CCI-P device feature header (DFH). The AFU ID is a unique ID
    // for a given program. Here we generated one with the "uuidgen"
    // program and stored it in the AFU's JSON file. ASE and synthesis
```





```
// setup scripts automatically invoke the OPAE afu_json_mgr script
// to extract the UUID into afu_json_info.vh.
logic [127:0] afu_id = `AFU_ACCEL_UUID;
```

*Note:* For a more complicated example where multiple sub-AFUs are instantiated, refer to Factory\_Image/hw/afu/rtl/afu\_dma.sv.

The software framework and the application software use the AFU\_ID to ensure that they are matched to the correct AFU; that is, that they are obeying the same architectural interface.

The  $AFU_ID$  is a 128-bit value which is generated using an UUID/GUID generator to ensure the value is unique.

For more information about UUID/GUID, refer to the "Online GUID Generator" web page.

#### **Related Information**

Online GUID Generator

#### 4.2.3. **QSF** File

The afu.qsf is where you include your AFU RTL and any other required implementation files. The Intial\_Shell\_AFU includes an afu.qsf file where you can add your specific files.

#### 4.2.4. SDC File

The afu.sdc is where you include your AFU timing constraints files.

#### 4.3. Build with make

The process of creating an N3000 FPGA image is simplified with the provided Makefile that automates the setting of compile parameters and combining your design files with the supplied source files. The Makefile flow starts with your design input files and ends after Intel Quartus Prime synthesizes and places the output and a binary FPGA file that is ready for secure signing with PACSign.

The make flow is only supported on  ${\sf Linux}^*$  platforms. Your development system requires the following:

#### Make:

make 3.81 (or newer)

#### Python:

Python 3.6

You invoke the make flow with the following command input syntax:

make [target] [options] [paths] [versioning]

**Target**—required, input only one:



# intel

- 2x1x25G
- 2x2x25G
- 4x25G
- 8x10G
- 2x1x25Gx2FVL
- 1x2x25G
- clean
- archive

Target archive stores whole database as a Quartus Archive (.qar) file.

#### Options

Option	Value	Description	Required	Default	Comment
GUI	0	run selected stage	NO	0	
	1	open Intel Quartus Prime GUI			
SEED	0 - 232-1	fitter seed	NO	1	Helpful in achieving timing closure
STAGE	compile	execute full flow (step-by-step)	YES	Not applicable	
	synthesis	execute analysis and synthesis			calls ipgenerate
	fitter	execute fitting (Fit, Place, Route)			calls ipgenerate
	fitter-timing	execute fitter and timing analysis			calls ipgenerate
	analysis-timing	execute timing analysis			requires completed fitter
	analysis-power	execute power analysis			requires completed fitter
	assembler	execute assembler			requires completed fitter
	ipgenerate	generate IPs			
	dummy	do nothing			GUI only
USE_BBS_CLK	0	do not take user clock from BBS	NO	0	
	1	take user clock from BBS			Required if CCI-P clock uClk_usr or uClk_usrDiv2 is used in your design
INCLUDE_DIAGNOSTICS	0	exclude AFU diagnostics	NO	1	
	1	include AFU diagnostics			
INCLUDE_AFU_PCIE1	0	exclude AFU PCIe1	NO	1	
		I	J	I	continued



#### 4. Creating an N3000 FPGA Design 683190 | 2022.07.15

## intel

Option	Value	Description	Required	Default	Comment
	1	include AFU PCIe1			
INCLUDE_MEMORY	0	exclude all EMIFs	NO	1	
	1	include all EMIFs	]		
INCLUDE_DDR4_A	0	exclude DDR4 A	NO	INCLUDE_MEMORY	
	1	include DDR4 A			
INCLUDE_DDR4_B	0	exclude DDR4 B	NO	INCLUDE_MEMORY	
	1	include DDR4 B			
INCLUDE_DDR4_C	0	exclude DDR4 C	NO	INCLUDE_MEMORY	
	1	include DDR4 C			
INCLUDE_QDR	0	exclude QDR	NO	INCLUDE_MEMORY	
	1	include QDR			
MAC_LIGHTWEIGHT_MODE	0	disabled	NO	0	Disabled non required features in
	1	enabled			MACs for less logic consumption
DATAPATH_MODE	normal	Ethernet aggregated mode	NO	normal	
	disaggregated	disaggregated Ethernet mode			
	lightweight	lightweight Ethernet mode			
INCLUDE_SEU	0	Excludes SEU detection circuit	NO	1	
	1	Includes SEU detection circuit			
ARCHIVE_NAME	[any string]	.gar archive name for .gdb archive	NO	snapshot.qar	used by archive target

Usage Examples:

1. Set up your shell environment to use N3000 provided Intel Quartus Prime

\$ source <N3000 Installation Directory>/inteldevstack/bin/init\_env.sh

The example of the N3000 Make command runs the full compile process of the 2 x 2 x 25 GbE factory image using the command line (non-GUI) mode with fitter seed equal to 5:

\$ make 2x2x25G SEED=5 STAGE=compile

*Note:* Some designs may require multiple seed passes using seeds 1 to 8 to achieve timing closure. Also, the Design Space Explorer does not work with the N3000 make design flow.

Send Feedback



#### Paths

Path	Description	Default
PROJECT_FILE	main project qpf	prj/pac_baseline/chip.qpf
PAC_ROOT	N3000 sources root where main .qip is located	hw/pac
AFU_ROOT	AFU sources root where $\mathtt{afu.qsf}$ is located	hw/afu/hw

#### Versioning

Versioning	Description	Default
PAC_VER_MAJOR	SemVer Major. 0 - 15	0
PAC_VER_MINOR	SemVer Minor. 0 – 255	0
PAC_VER_PATCH	SemVer Patch. 0 – 15	0
REVISION_ID	32-bit	0
AFU_REVISION_ID	12-bit	0

#### Pr\_Interface\_ID

The OPAE tool fpgainfo lists the target configuration unique Pr\_Interface\_ID:

TARGET	Pr_Interface_ID		
8x10G	901DD697-CA79-4B05-B843-8138CEFA2846		
4x25G	F3C99413-5081-4AAD-BCED-07EB84A6D0BB		
2x2x25G	A5D72A3C-C8B0-4939-912C-F715E5DC10CA		

The build process combines your <code>afu.qsf</code> file with a top level <code>chip.qsf</code> that includes external memory interfaces, MACs, and the encrypted CCI-P and management blocks.

To compile the  $hello_afu$  targeting the 2x2x25 network interface, execute the following in the top directory:

```
$ cd $N3000_EXAMPLE_ROOT/hello_afu
$ make 2x2x25G GUI=1 INCLUDE_DIAGNOSTICS=0 INCLUDE_MEMORY=0 \
PAC_VER_MAJOR=3 PAC_VER_MINOR=5 PAC_VER_PATCH=6 \
REVISION_ID=12345678 INCLUDE_AFU_PCIE1=0
```

The following example steps use the Quartus GUI to illustrate the design flow. Once you are familiar with this flow you may prefer to use the non-GUI mode and additionally utilization of user created scripted or automated build flow.

This brings up the Intel Quartus Prime GUI. Click the **Start Compilation play** button.

*Note:* The **Launch IP Upgrade Tool** button appears. You can safely ignore this warning.





<u>File Edit View Project Assignments Process</u>	ing <u>T</u> ools <u>W</u> indow <u>H</u> elp
📔 🛜 🕞 🤟 🖿 🏦 🖒 🔿 🤇 chip	- / 4400
IP upgrade recommended. Launch IP Upgrade To	ool X
Project Navigator	Q.FØ
Project Navigator Instance	Q 🖲 🛛
	Press.

When your compile is complete, do not close Intel Quartus Prime, so that you can continue with the next steps.

#### **Related Information**


Ethernet Interface on page 19

## **4.4. Check Timing**

Verify your compiled design meets timing and power requirements by performing the following steps:

1. Go to the "Tasks" pane and select "Compilation Report".

#### Figure 24. Compilation Report



2. Under Timing Analyzer, verify no failing timing paths.





#### Figure 25. Timing Analyzer

Compilation Dashboard ×	Compilation Report - chip ×
Table of Contents 🛞 🖲	Timing Closure Recommendations
Fitter     Timing Analyzer     Summary     Timing Delays: Final     Parallel Compilation     SOC File List     Clock     Solw 900M 100 C M     Fmax Summary     Fold Summary     Recovery Summary     Recovery Summa     Removal Summary     Minimum Pulse M     Marks Recovery Summary	Summary This design does not contain any failing setup paths. The worst-case slack is 0.099 ns. Top Failing Paths No paths fail setup timing.
4 b	

You can safely ignore the "Unconstrained Paths" report in this release.

- 3. Select **Power Analyzer** and check that "Total Thermal Power Dissipation" is within the thermal characteristics of your server air flow.
- 4. Check the *Thermal Specifications* section of the *N3000 Data Sheet*. The power results shown in the power analyzer are based on the worst case FPGA junction temperature of 100° C.

#### Figure 26. Power Analyzer Summary

Compilation Dashboard	I 🕱 💠 Compilation Report - chip 🛛		
Table of Contents	Fig Power Analyzer Summary		
🖬 Unconstrain	vec* Q < <filter>&gt;</filter>		
* 🦮 Hold Analysis	Power Analyzer Status	Successful - Sat Oct 12 14:11:35 2019	٠
Unconstrain	Quartus Prime Version	19.2.0 Build 57 06/24/2019 Patches 0.01vc SJ I	
Unconstrain	Revision Name	chip	
Messages	Top-level Entity Name	pac_top	
Power Analyzer	Family	Arria 10	
Porallel Compilati	Device	10AT115S1F45E1SG	
	Power Models	Final	
Summary	Total Thermal Power Dissipation	40567.36 mW	
Power Savings Su	Transceiver Standby Thermal Power Dissipation	4425.51 mW	
Settings	Transceiver Dynamic Thermal Power Dissipation	11164.89 mW	
Messages	I/O Standby Thermal Power Dissipation	65.47 mW	
Indeterminate Top	1/O Dynamic Thermal Power Dissipation	72.33 mW	
Derating Conditi	Core Dynamic Thermal Power Dissipation	5263.85 mW	
Thermal Power Di	ssi HPS Standby Thermal Power Dissipation	0.00 mW	
+ 📁 Current Drawn pe	Si HPS Dynamic Thermal Power Dissipation	0.00 mW	
Confidence Metric	Device Static Thermal Power Dissipation	19575.31 mW	
	a protection of the state of		-

5. Select **Project > Generate Early Power Estimator File** to perform additional power analysis in the Intel Arria 10 Early Power Estimator by clicking on this download.

For more information, refer to the Early Power Estimator for Intel Arria 10 FPGAs User Guide.

The Early Power Estimator (EPE) file can take a few minutes to generate. The default EPE file location is /prj/pac\_baseline/chip\_early\_pwr.csv. This .csv file can be imported into the Early Power Estimator for detailed analysis of power consumption of your design.





#### Figure 27. Generate Early Power Estimator File

View	Project Assignments Processing Tools Window Help	-
. 4	Add Curre <u>n</u> t File to Project K Add/Remove <u>Fi</u> les in Project	
ator	<u>R</u> evisions C <u>opy</u> Project Clean Project	npilation Dashb
Instan 10AT1 op 📩	Archive Project Restore Archived Project Import Design Export Design Export Design Partition	Contents Uncons Hold Analy Uncons Uncons Messages
	<u>G</u> enerate Tcl File for Project Generate Early Power Estimator File	ower Analyzer
ny	Upgr <u>a</u> de IP Components Organize Quartus Prime Settings File	Summary Power Savings
ilation ilation	Set as Top-Level Entity     Ctrl+Shift+J       Hierarchy     Hierarchy	<ul> <li>Settings</li> <li>Messages</li> <li>Indeterminate</li> <li>Operating Cor</li> <li>Thermal Powe</li> </ul>

#### **Related Information**

Early Power Estimator for Intel Arria 10 FPGAs User Guide

## 4.5. Loading Your AFU into the Intel FPGA PAC N3000

Once your design has been compiled using the make process, a new directory is created with all build report files and FPGA programming files. To see these files, do the following after successfully running make:

*Note:* Must be in the same directory where make was invoked.

```
$ cd prj/pac_baseline/build/
$ $ ls -1
chip.asm.rpt
chip.done
chip.fit.finalize.rpt
chip.fit.place.rpt
chip.fit.plan.rpt
chip.fit.route.rpt
chip.fit.rpt
chip.fit.summary
chip.flow.rpt
chip_out.sof.rpt
chip.pin
chip.pow.rpt
chip.pow.summary
chip.sld
chip.sta.rpt
chip.sta.summary
chip.syn.rpt
chip.syn.smsg
chip.syn.summary
pac-n3000.map
pac-n3000-secure-update-raw.bin
pac-n3000.sof
```





The file pac-n3000-secure-update-raw.bin is a binary file formatted to be loaded into the N3000 FPGA flash. Before this file can be loaded into the flash, the prepended authentication blocks generated by PACSign must be added to the binary file prior to loading using the OPAE tool fpgasupdate. The following instructions guide you in creating an image file with the proper authentication blocks for an N3000 that has not had the root entry hash programmed. Typically, when developing an AFU in a lab environment, do not program the root entry hash until the AFU is production ready.

For more information, refer to the *Security User Guide for Intel FPGA Programmable Acceleration Card N3000 Variants*.

Before running PACSign, ensure you have the following environment setting:

export PYTHONPATH=/usr/local/lib/python3.6/site-packages/

1. Create the image and load using fpgasupdate.

```
$ PACSign SR -t UPDATE -H openssl_manager \
-i pac-n3000-secure-update-raw.bin -o unsigned_PAC_N3000_RSU.bin
No root key specified. Generate unsigned bitstream? Y = yes, N = no: y
No CSK specified. Generate unsigned bitstream? Y = yes, N = no: y
```

By responding with 'y', you are creating an unsigned binary file that can be loaded into a N3000 board that has not had the root key hash loaded into flash.

2. Perform the fpgasupdate write process.

\$ sudo fpgasupdate unsigned\_PAC\_N3000\_RSU.bin <PCIe B:D.F>

*Note:* The fpgasupdate write process take approximately 40 minutes to complete.

3. Once fpgasupdate completes, perform a remote system update to load the new FPGA image, then verify the expected FPGA is loaded with OPAE tools fpgainfo fme and fpgainfo port.

```
$ sudo rsu fpga <PCIe B:D.F>
$ sudo fpgainfo fme
$ sudo fpgainfo port
```

#### **Related Information**

Security User Guide for Intel FPGA Programmable Acceleration Card N3000 Variants

## 4.5.1. Loading Your FPGA Image with JTAG

In a development environment, you may wish to test new N3000 FPGA images without storing the image in the FPGA flash. By loading the image with JTAG, there is no 40-minute wait for the file to be loaded into flash. If the power is removed, upon power up, your new FPGA image is replaced with the image stored in the user location of FPGA flash.

You must obtain the following items:

Intel FPGA Download Cable II (formerly the USB-Blaster II)

Note: You need to follow installation instructions for this device.

Samtec\* SSQ-105-03-T-D Receptacle to extend the N3000 JTAG header






## 4.5.1.1. Preparing Your N3000 for JTAG

1. Remove the cover to the N3000 board by removing the screws and lifting off cover, as shown below:


#### Figure 28. N3000 with Cover Attached







#### Figure 29. N3000 Board Exposed



2. Turn the N3000 board over to the backside and locate "SW2" as shown below:



# intel

# 510AC00038

#### Figure 30. Bottom Side of the N3000 Board

Note: The "SW2" Switch must be in the OFF position.

You can tell the switch is set to **OFF** by using an Ohm meter to measure resistance across the switch. When the switch is set to **OFF**, the resistance should be approximately 10-13 K Ohms. Slide the switch using a probe tool to OFF if required.

3. Use a 10 Position receptacle, as shown below, to extend the N3000 JTAG header for connectivity above the heatsink to the Intel FPGA Download Cable II. Note: Pay attention to the manufacturer and part number.



# intel.


#### Figure 31. 10 Position Receptacle



4. Attach the Intel FPGA Download Cable II header as shown below:



## intel



#### Figure 32. Intel FPGA Download Cable II Attached to the N3000


*Note:* Notice the Intel FPGA Download Cable II orientation as shown above. There is no keying of this connector.

- 5. Turn  $\mbox{OFF}$  the power to the server and insert the N3000 card into a PCIe Gen3 X 16 slot.
- 6. Attach the auxiliary 12 V connection to the N3000 card, as shown below:





#### Figure 33. Auxiliary 12 V Connection



**Caution:** Make absolutely certain substantial server air flow velocity is provided. The card will overheat if adequate airflow is not provided.

7. Power on server.

#### 4.5.1.2. Disabling PCIe Automatic Error Reporting (AER)

When you program the FPGA using JTAG, the Intel Arria 10 PCIe link goes down for a moment causing a server surprise link down event. To prevent this server event, temporarily disable the PCIe AER for the N3000 PCIe slot using the following steps:

 Find and record your N3000 PCIe s:b:d.f value. You will use this PCIe s:b:d.f value later for removing the N3000 from the PCIe bus. In this example, use this value: 0000:08:00.0.

\$ sudo fpgainfo fme Board Management Controller, MAX10 NIOS FW version D.2.0.19 Board Management Controller, MAX10 Build version D.2.0.6 //\*\*\*\*\* FME \*\*\*\*\*// Object Id : 0xF200000 : 0000:08:00.0 PCIe s:b:d.f : 0x0b30 Device Id Numa Node : 0 Ports Num : 01 Bitstream Id : 0x23000410010309





Bitstream Version	:	0.2.3
Pr Interface Id	:	a5d72a3c-c8b0-4939-912c-f715e5dc10ca
Boot Page	:	user

2. Use the command find\_RP.sh to get board root PCIe s:b:d.f.

```
$ cd <N3000 Install Directory>/N3000_supplemental_files/
$ ./find_RP.sh
0000:00:03.0 ----- >>> This is root port, take note of
this value
0000:03:00.0
0000:04:09.0
0000:08:00.0 -> intel-fpga-dev.0
```

- 3. The first entry in the list is the PCIe Root port. In this example, 0000:00:03.0 is the root port. Your values may be different. The last entry is intel-fpga-dev.0.
- 4. Using the root port, find the current AER settings and record the value. Use this value when you re-enable AER.

```
$ sudo setpci -s 0000:00:03.0 ECAP_AER+0x08.L
00000000
$ sudo setpci -s 0000:00:03.0 ECAP_AER+0x14.L
00002000
```

5. Disable AER for the root port:

\$ sudo setpci -s 0000:00:03.0 ECAP\_AER+0x08.L=0xfffffff
\$ sudo setpci -s 0000:00:03.0 ECAP\_AER+0x14.L=0xffffffff

6. Using your board PCIe s:b:d.f, remove the N3000 from the PCIe bus. If using RHEL, you must enter the command as root:

# sudo echo 1 > /sys/bus/pci/devices/0000:08:00.0/remove

#### 4.5.1.3. Using JTAG to Load the Intel Arria 10 \*.sof file

1. Start Intel Quartus Prime Programmer

\$ source <N3000 Installation Directory>/inteldevstack/bin/init\_env.sh
\$ quartus\_pgmw

 Select auto detect and select device 10AT115S1. If you see 10M50 as the device, then switch SW2 is not set properly – you must uninstall the card and change SW2.





#### Figure 34. Select Device GUI


O 10AT09052	
O 10AT115N2E2	
O 10AT115N3E2	
O 10AT115N4E2	
• 10AT115S1	
O 10AT115S2	
O 10AT115S2E2	

3. Right click the **File** column and select **Change File**.





#### Figure 35. **Change File Selection**



4. Navigate to the pac-n3000.sof file, select Program/Configure and press Start. This programs the Intel Arria 10 FPGA with the pac-n30000.sof file. Wait until the 100% (Successful) is shown under progress:

#### Figure 36. **Intel Quartus Prime Programmer Pro Edition GUI**

ng <u>T</u> ools <u>W</u> indow <u>H</u> elp							Search	1 Intel FPG/	Ą	
							Search Intel FPGA			
-Blasterii [3-13.1] low background programming wher	n available	Mode:	JTAG		•	Progress	10	0% (Succes	ssful)	
File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	c
cantwell/VistaCreek/hello_afu.sof	10AT115S1F45	31060028	3106000A	<b>v</b>						
(intel)										
U	Ilow background programming wher File bccantwell/VistaCreek/hello_afu.sof	Ilow background programming when available           File         Device           ocantwell/VistaCreek/hello_afu.sof         10AT11551F45	Ilow background programming when available           File         Device         Checksum           ocantwell/VistaCreek/hello_afu.sof         10AT11551F45         31060028	Ilow background programming when available           File         Device         Checksum         Usercode           scantwell/VistaCreek/hello_afu.sof         10AT11551F45         31060028         3106000A	Ilow background programming when available           File         Device         Checksum         Usercode         Program/ Configure           ocantwell/VistaCreek/hello_afu.sof         10AT11551F45         31060028         3106000A         ✓	Ilow background programming when available       File     Device     Checksum     Usercode     Program/     Verify       ocantwell/VistaCreek/hello_afu.sof     10AT11551F45     31060028     3106000A     ✓	Ilow background programming when available       File     Device     Checksum     Usercode     Program/     Verify     Blank-Configure       Scantwell/VistaCreek/hello_afu.sof     10AT11551F45     31060028     3106000A     V     Image: Check configure	Ilow background programming when available          File       Device       Checksum       Usercode       Program/       Verify       Blank- Configure       Examine Check         ocantwell/VistaCreek/hello_afu.sof       10AT11551F45       31060028       3106000A       V       Image: Check state stat	Ilow background programming when available          File       Device       Checksum       Usercode       Program/       Verify       Blank- Check       Examine       Security Bit         scantwell/VistaCreek/helio_afu.sof       10AT11551F45       31060028       3106000A       Image: Check state sta	Ilow background programming when available           File         Device         Checksum         Usercode         Program/ Configure         Verify         Blank- Bit         Examine         Security         Erase           bcantwell/VistaCreek/hello_afu.sof         10AT11551F45         31060028         3106000A         V         Image: Check security         Image: Check security





#### 4.5.1.4. How to Rescan PCIe Bus and Re-enable PCIe AER

1. Rescan the PCIe bus to register the new FPGA.

```
# sudo echo 1 > /sys/bus/pci/rescan
```

Verify the new FPGA is present by checking expected bitstream ID and AFU ID using commands:

```
$ sudo fpgainfo fme
$ sudo fpgainfo port
```

3. Re-enable AER using the values read in Step 4 on page 51 of section Disabling PCIe Automatic Error Reporting (AER) on page 50 for the card under test:

```
$ sudo setpci -s 0000:00:03.0 ECAP_AER+0x08.L=0x00000000
$ sudo setpci -s 0000:00:03.0 ECAP_AER+0x14.L=0x00002000
```

You can now run your host application with the FPGA image you loaded with JTAG.

## 4.5.2. AFU Clocks

The hello\_afu example uses the CCI-P pClk for synchronization. In this section, two examples are presented where the hello\_afu example is modified to use a uClk\_usr in the first example and a user instantiated PLL.

In both of these examples, the BBB\_ccip\_async is used to perform clock crossing for the CCI-P interface.

### 4.5.2.1. Hello AFU Example (uClk\_usr)

The module hello\_afu.sv is modified to instantiate the BBB\_ccip\_async module to provide a clock crossing for the CCI-P interface between pClk and uClk\_usr domains. The modified code is shown below:

```
import ccip_if_pkg::*;
module hello_afu_uClk_usr
    input pClk,
                     // Core clock. CCI interface is synchronous to this clock.
    input pClk_reset, // CCI interface ACTIVE HIGH reset.
    input uClk_usr, //312.5 MHz user clock
    // CCI-P signals
    input t_if_ccip_Rx pClk_cp2af_sRxPort,
    output t_if_ccip_Tx pClk_af2cp_sTxPort
    );
    `define AFU_ACCEL_UUID 128'h850adcc2_6ceb_4b22_9722_d43375b61c66
    \ensuremath{\prime\prime}\xspace // The AFU must respond with its AFU ID in response to MMIO reads of
    // the CCI-P device feature header (DFH). The AFU ID is a unique ID
    // for a given program. Here we generated one with the "uuidgen"
    // program and stored it in the AFU's JSON file. ASE and synthesis
    // setup scripts automatically invoke the OPAE afu_json_mgr script
    // to extract the UUID into afu_json_info.vh.
logic [127:0] afu_id = `AFU_ACCEL_UUID;
    logic [63:0] scratch_reg;
    //uClk_usr domain CCIP signals
    t_if_ccip_Tx af2cp_sTxPort;
    t_if_ccip_Rx cp2af_sRxPort;
    ccip_async_shim ccip_async_shim (
```



# intel

```
.bb_softreset (pClk_reset),
                     .bb_clk
                                      (pClk),
                                      (pClk_af2cp_sTxPort),
                     .bb_tx
                                      (pClk_cp2af_sRxPort),
                     .bb_rx
                     .afu_softreset
                                      (reset),
                     .afu_clk
                                      (uClk_usr),
                     .afu_tx
                                      (af2cp_sTxPort),
                    .afu_rx
                                      (cp2af_sRxPort)
                    );
    // The c0 header is normally used for memory read responses.
    // The header must be interpreted as an MMIO response when
    // c0 mmmioRdValid or mmioWrValid is set. In these cases the
    // c0 header is cast into a ReqMmioHdr.
    t_ccip_c0_ReqMmioHdr mmioHdr;
    assign mmioHdr = t_ccip_c0_ReqMmioHdr'(cp2af_sRxPort.c0.hdr);
    // Receive MMIO writes
    11
    always_ff @(posedge uClk_usr)
    begin
        if (reset)
        begin
           scratch_reg <= '0;</pre>
        end
        else
        begin
            // set the registers on MMIO write request
            // these are user-defined AFU registers at offset 0x40.
            if (cp2af_sRxPort.c0.mmioWrValid == 1)
            begin
                case (mmioHdr.address)
                    16'h0020: scratch_reg <= cp2af_sRxPort.c0.data[63:0];</pre>
                endcase
            end
        end
    end
    11
    // Handle MMIO reads.
    11
    always_ff @(posedge uClk_usr)
    begin
        if (reset)
        begin
            af2cp_sTxPort.cl.hdr <= '0;
            af2cp_sTxPort.cl.valid <= '0;
            af2cp_sTxPort.c0.hdr <= '0;
            af2cp_sTxPort.c0.valid <= '0;
            af2cp_sTxPort.c2.hdr <= '0;
            af2cp_sTxPort.c2.mmioRdValid <= '0;
        end
        else
        begin
            // Clear read response flag in case there was a response last cycle.
            af2cp_sTxPort.c2.mmioRdValid <= 0;
            // serve MMIO read requests
            if (cp2af_sRxPort.c0.mmioRdValid == 1'b1)
            begin
                // Copy TID, which the host needs to map the response to the
request
                af2cp_sTxPort.c2.hdr.tid <= mmioHdr.tid;
                // Post response
                af2cp_sTxPort.c2.mmioRdValid <= 1;
                case (mmioHdr.address)
                   // AFU header
```

# intel.

```
16'h0000: af2cp_sTxPort.c2.data <= {
                          4'b0001, // Feature type = AFU
                          8'b0, // reserved
                                   // afu minor revision = 0
// reserved
// end of DFH list = 1
                          4'b0,
                          7'b0,
                          1'b1,
                                    // next DFH offset = 0
                          24'b0,
                                  // afu major revision = 0
// feature ID = 0
                          4'b0,
                          12'b0
                           };
                      // AFU_ID_L
                      16'h0002: af2cp_sTxPort.c2.data <= afu_id[63:0];</pre>
                      // AFU_ID_H
                      16'h0004: af2cp_sTxPort.c2.data <= afu_id[127:64];</pre>
                      // DFH_RSVD0 and DFH_RSVD1
                      16'h0006: af2cp_sTxPort.c2.data <= 64'h0;</pre>
                      16'h0008: af2cp_sTxPort.c2.data <= 64'h0;
                      // Scratch Register. Return the last value written
                      // to this MMIO address.
                      16'h0020: af2cp_sTxPort.c2.data <= scratch_reg;
                      default: af2cp_sTxPort.c2.data <= 64'h0;</pre>
                 endcase
             end
        end
    end
endmodule
```

You must edit ccip\_std\_afu.sv to connect the clock to your AFU. Addition to the ccip\_std\_afu.sv is shown below:

The file afu.qsf is modified to source the ccip\_async additions as shown below:

# CCI-P async shim
source \$AFU\_SRC\_ROOT/rtl/BBB\_ccip\_async/hw/par/ccip\_async\_addenda.qsf

The afu.sdc file has this additional constraint added:

```
set_false_path -from [get_clocks {sys_csr_clk_pll|outclk[0]}]\
-to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|\
inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}]
```

Then the build process is invoked with this make command:

```
make 2x2x25G GUI=1 INCLUDE_DIAGNOSTICS=0 INCLUDE_MEMORY=0 \
PAC_VER_MAJOR=3 PAC_VER_MINOR=5 PAC_VER_PATCH=6 \
REVISION_ID=12345678 INCLUDE_AFU_PCIE1=0 USE_BBS_CLK=1
```





#### 4.5.2.2. Hello AFU Example (pll)

A new PLL can be instantiated to provide additional clocks in your design. These steps are performed to add an Intel Arria 10 IOPLL to the  $hello_afu$  design:

- 1. Create IOPLL in using IP Catalog and set PLL to desired settings.
- Instantiate PLL in hello\_afu with ccip\_async\_shim to perform clock boundary crossing.
- 3. Edit ccip\_std\_afu.sv to connect G\_CLK100 to AFU.
- 4. Update the \*.qsf and \*.sdc files.

The updated hello\_afu module is listed below:

```
import ccip_if_pkg::*;
module hello_afu_pll
   (
    input pClk,
                   // Core clock. CCI interface is synchronous to this clock.
    input pClk_reset, // CCI interface ACTIVE HIGH reset.
    input G_CLK100, //100 MHz Global clock for PLL
    // CCI-P signals
    input t_if_ccip_Rx pClk_cp2af_sRxPort,
    output t_if_ccip_Tx pClk_af2cp_sTxPort
    );
    `define AFU_ACCEL_UUID 128'h850adcc2_6ceb_4b22_9722_d43375b61c66
    // The AFU must respond with its AFU ID in response to MMIO reads of
    // the CCI-P device feature header (DFH). The AFU ID is a unique ID
    // for a given program. Here we generated one with the "uuidgen"
    // program and stored it in the AFU's JSON file. ASE and synthesis
    // setup scripts automatically invoke the OPAE afu_json_mgr script
    // to extract the UUID into afu_json_info.vh.
    logic [127:0] afu_id = `AFU_ACCEL_UUID;
    logic [63:0] scratch_reg;
pll_50Mhz u0 (
                   (pClk_reset),
                                      // input, width = 1,
        .rst
                                                                  reset.reset
        .refclk (G_CLK100), // input, width = 1, refclk.clk
.locked (), // output, width = 1, locked.export
.outclk_0 (uClk_50) // output, width = 1, outclk0.clk
    );
    //uClk_usr domain CCIP signals
    t_if_ccip_Tx af2cp_sTxPort;
    t_if_ccip_Rx cp2af_sRxPort;
    ccip_async_shim ccip_async_shim (
                     .bb_softreset
                                       (pClk_reset),
                     .bb_clk
                                       (pClk),
                                      (pClk_af2cp_sTxPort),
                     .bb_tx
                     .bb_rx
                                      (pClk_cp2af_sRxPort),
                     .afu_softreset (reset),
                     .afu_clk (uClk_50),
                     .afu_tx
                                       (af2cp_sTxPort),
                     .afu_rx
                                      (cp2af_sRxPort)
                     );
    // The c0 header is normally used for memory read responses.
    // The header must be interpreted as an MMIO response when
    // c0 mmmioRdValid or mmioWrValid is set. In these cases the
    // c0 header is cast into a ReqMmioHdr.
```

```
t_ccip_c0_ReqMmioHdr mmioHdr;
```

#### 4. Creating an N3000 FPGA Design 683190 | 2022.07.15

# intel

```
assign mmioHdr = t_ccip_c0_ReqMmioHdr'(cp2af_sRxPort.c0.hdr);
    // Receive MMIO writes
    11
    always_ff @(posedge uClk_50)
    begin
        if (reset)
        begin
           scratch_reg <= '0;</pre>
        end
        else
        begin
            // set the registers on MMIO write request
            // these are user-defined AFU registers at offset 0x40.
            if (cp2af_sRxPort.c0.mmioWrValid == 1)
            begin
                case (mmioHdr.address)
                    16'h0020: scratch_reg <= cp2af_sRxPort.c0.data[63:0];</pre>
                endcase
            end
        end
    end
    // Handle MMIO reads.
    11
    always_ff @(posedge uClk_50)
    begin
        if (reset)
        begin
            af2cp_sTxPort.cl.hdr <= '0;
            af2cp_sTxPort.cl.valid <= '0;
            af2cp_sTxPort.c0.hdr <= '0;
            af2cp_sTxPort.c0.valid <= '0;
            af2cp_sTxPort.c2.hdr <= '0;
            af2cp_sTxPort.c2.mmioRdValid <= '0;
        end
        else
        begin
            // Clear read response flag in case there was a response last cycle.
            af2cp_sTxPort.c2.mmioRdValid <= 0;
            // serve MMIO read requests
            if (cp2af_sRxPort.c0.mmioRdValid == 1'b1)
            begin
                // Copy TID, which the host needs to map the response to the
request
                af2cp_sTxPort.c2.hdr.tid <= mmioHdr.tid;
                // Post response
                af2cp_sTxPort.c2.mmioRdValid <= 1;
                case (mmioHdr.address)
                     // AFU header
                    16'h0000: af2cp_sTxPort.c2.data <= {</pre>
                        4'b0001, // Feature type = AFU
                        8'b0,
                                  // reserved
                         4'b0,
                                 // afu minor revision = 0
                        7'b0,
                                  // reserved
                                 // end of DFH list = 1
                        1'b1,
                        24'b0,
                                 // next DFH offset = 0
                         4'b0,
                                  // afu major revision = 0
                        12'b0
                                  // feature ID = 0
                         };
                     // AFU_ID_L
                    16'h0002: af2cp_sTxPort.c2.data <= afu_id[63:0];</pre>
                     // AFU_ID H
                    16'h0004: af2cp_sTxPort.c2.data <= afu_id[127:64];</pre>
```



# intel

```
// DFH_RSVD0 and DFH_RSVD1
16'h0006: af2cp_sTxPort.c2.data <= 64'h0;
16'h0008: af2cp_sTxPort.c2.data <= 64'h0;
// Scratch Register. Return the last value written
// to this MMIO address.
16'h0020: af2cp_sTxPort.c2.data <= scratch_reg;
default: af2cp_sTxPort.c2.data <= 64'h0;
endcase
end
end
end
end
endmodule
```

The afu.qsf is updated as shown below:

# CCI-P async shim source \$AFU\_SRC\_ROOT/rtl/BBB\_ccip\_async/hw/par/ccip\_async\_addenda.qsf

set\_global\_assignment -name IP\_FILE \$AFU\_SRC\_ROOT/rtl/pll/
pll\_50Mhz.ip

set\_instance\_assignment -name GLOBAL\_SIGNAL GLOBAL\_CLOCK -to G\_CLK100 -entity pac\_top

Compile the design with make as shown below:

\$ make 2x2x25G INCLUDE\_DIAGNOSTICS=0 INCLUDE\_MEMORY=0 INCLUDE\_AFU\_PCIE1=0 GUI=1

*Note:* You may need to modify the afu.sdc file based on the new clock added.

## 4.5.3. Creating an AFU with High Level Synthesis (HLS)

This section describes how to create an AFU using HLS.

The Intel High Level Synthesis Accelerator Functional Unit (AFU) Design Example User Guide is adapted to the N3000 design flow to instruct the reader in performing steps to create a new AFU with the HLS design methodology.

You must obtain the Intel FPGA Programmable Acceleration Card N3000 HLS AFU Design Example code from an Intel Sales Agent.

Install HLS and set up your environment.

- 1. Download the HLS tool from the Intel website and install.
  - a. From the Download Center for FPGAs web page, select "Additional Software".
  - b. Download "Intel High Level Synthesis Compiles".





#### Figure 37. Additional Software Tab

wnload and i	nstall instructions: More	
ad Intel FPGA	Software v19.2 Installation FAQ	
uick Start Guid	2	
Add-On Soft	vare	
DSP Builder Pro Edition		0
Size: 61.1 MB MD5: 71FDD16BE6203DB6FA3078E8C8982C79		V
	Quartus Prime Pro Edition Help	
ener e no	MB MD5: 85DAD1B7E5535302F4C9956E00BDE667	
Stand-Alone	Software	
	Software A SDK for OpenCL Pro Edition 🍞 8 MB MD5: 27BE406200CF6D2774E860D2A21DF74E	0
Intel FPG Size: 682. Intel SDK	A SDK for OpenCL Pro Edition 👔	0
Intel FPG Size: 682. Intel SDK Size: 334. FLEXIm Li	A SDK for OpenCL Pro Edition () 8 MB MD5: 27BE406200CF6D2774E860D2A21DF74E for OpenCL Applications (for Intel Code Builder for OpenCL API) () 9 MB MD5: D7C9E692E97B0F54F461C1D9BCA61DC7 cense Server Software	0
Intel FPG Size: 682. Intel SDK Size: 334. FLEXIm Li	A SDK for OpenCL Pro Edition () 8 MB MD5: 27BE406200CF6D2774E860D2A21DF74E for OpenCL Applications (for Intel Code Builder for OpenCL API) () 9 MB MD5: D7C9E692E97B0F54F461C1D9BCA61DC7	0 0 0

2. Set downloaded HLSProSetup-19.2.0.57-linux.run file as executable and run:

\$ chmod +x HLSProSetup-19.2.0.57-linux.run \$ sudo ./HLSProSetup-19.2.0.57-linux.run

3. Select the N3000 Quartus Development install directory as the Installation Directory for HLS Compiler as shown below:





#### **Installing Directory GUI** Figure 38.

Installing Intel High Level Synthesis Comp	iler 19.2.0.57 (as si 🛞 🛞
Installation Directory	(intel)
Specify the directory where Intel High Level Synthesis ( installed	Compiler 19.2.0.57 will be
Installation Directory /home/ <your_id>/inteldevstack/intelFPGA_pro</your_id>	_
InstallBuilder	
< [	Back Next > Cancel

4. Follow instructions in Section 1.3 of the Intel High Level Synthesis Compiler Pro Edition: Getting Started Guide.

For setup of the HLS Compiler, make the HLS initialization script executable:

\$ chmod +x <N3000 Install Directory>/inteldevstack/intelFPGA\_pro/hls/ init\_hls.sh

This completes the installation process.

#### **Related Information**

- Intel High Level Synthesis Accelerator Functional Unit (AFU) Design Example User Guide
- Intel High Level Synthesis Compiler Pro Edition: Getting Started Guide •

#### 4.5.3.1. Setting Up a Shell for HLS Development Work

1. Once the HLS is set up, set up the shell for a N3000 development environment and HLS.

```
$ source <N3000 Install Directory>/inteldevstack/bin/init_env.sh
$ source <N3000 Install Directory>/inteldevstack/intelFPGA_pro/hls/
init_hls.sh
```





- 2. You must have ModelSim installed and your PATH variable set to invoke vsim setup on your machine.
- 3. Put Platform Designer version 19.2 in your PATH, using the following command:

\$ export PATH=\$PATH: <N3000 Install Directory>/inteldevstack/intelFPGA\_pro/\
qsys/bin

You are now ready to run the HLS example in this shell. You must use the above steps for future N3000 HLS development shell set up.

The N3000 AFU design environment differs from the Intel PAC with Intel Arria 10 GX FPGA:

- N3000 uses a flat design with a static binary file rather than a partial reconfiguration.
- N3000 does not support an ASE simulation environment.
- N3000 does not support a Platform Interface Manager design flow.

The N3000 HLS design flow is changed to accommodate these differences.

#### 4.5.3.2. Using the Initial Shell Design as a Shell

The Intel N3000 Acceleration Stack for Development provides the Initial\_Shell\_Design as a starting point for your created designs. The Initial\_Shell\_Design is used as a shell for inclusion of the HLS AFU example.

1. Copy the provided Initial\_Shell\_Design to a new directory for your tutorial work.

```
$ mkdir hls_example
$ cd hls_example
$ cp -R $N3000_EXAMPLE_ROOT/Initial_Shell_AFU/*
```

 Copy the Intel provided HLS AFU example .tar file to your hls\_example/hw directory and untar

```
$ cp <Download directory>/hls_afu_2019-04-30.tar hls_example/hw/.
$ cd hls_example/hw
$ tar xf hls_afu_2019-04-30.tar
$ cd hls_afu/hw/rtl/hls
```

3. Build and emulate the design using x86 instructions and run these commands:

<pre>\$ make test-x8 i++ src/hls_af test-x86-64</pre>	6-64 u.cpp src/test.cppfp-relaxed -ghdl -march=x86-64 -o
<pre> <n> is 0, 1, test behavio</n></pre>	86-64 <n> to execute the test. or 2 depending on desired r:   effect</n>
0 1 2	<pre>test both (default) test ac_int only test float only </pre>
arg   effect	component gets tested by passing an integer!
0   test b	oth (default)





```
1 | test ac_int only
2 | test float only
test AC_INT version and FLOAT version
AC_INT COMPONENT - 81 ELEMENTS
ac_inc:
sizeof(uint512) = 64 (64)
number of 512 bit (64-byte) numbers: 6
PASS
FLOATING-POINT COMPONENT - 81 ELEMENTS
fp_inc:
PASS
OVERALL:
PASSED
```

4. Generate RTL and simulate the generated RTL with the ModelSim simulator:

```
$ make test-fpga
$ ./test-fpga
Control which component gets tested by passing an integer!
arg | effect
   0 | test both (default)
   1
       test ac_int only
   2
       test float only
test AC_INT version and FLOAT version
AC_INT COMPONENT - 81 ELEMENTS
ac_inc:
sizeof(uint512) = 64 (64)
number of 512 bit (64-byte) numbers: 6
PASS
FLOATING-POINT COMPONENT - 81 ELEMENTS
fp_inc:
PASS
OVERALL:
PASSED
```

5. Confirm that the outputs from the test-x86-64 command and the test-fpga command match.

The test-x86-64 command runs C++ code on the processor, while the test-fpga command compiles the C++ source to Verilog RTL and then simulates the generated RTL using the testbench defined in the code.

For instructions about how to view the waveforms for this component, see the *Intel High Level Synthesis Compiler User Guide*.

6. Navigate to the qsys directory and open the system using Platform Designer.

```
$ cd ../qsys
$ qsys-edit hls_afu_container.qsys
```

In the **Open System** dialog box, select **None** for the **Quartus project** dropdown.






#### Figure 39. Open System GUI

0	Open System	X
System IP Variant		
Select the Quartus Prime Pro project file a	and Platform Designer system file to open.	
Quartus project:	None 💌 🛄	
Revision:	× *	71
Device family:	Arria 10 V Retrieve Values	
Device part:	10AX115N2F40E2LG	
Diskform Designer system.	(hama/ your it) Alista evaluations (1 ) the tast life anomaly the the still with a still and the sti	
Platform Designer system:	/home/ <your-id>/VistaCreek/releases/r1_3/hls_test/hls_example/hw/hls_afu/hw/rtl/qsys/hls_afu_ 🗸 🛄 📑</your-id>	
Platform Designer will open with limited	functionality as no Quartus project is selected.	
	Open Exi	t

Note: You can safely ignore the device part number for this example.

- 7. Click Open.
- 8. Click Close on the Open System Completed pop up.
- 9. To reload the system and ensure that all search paths are correct, click on **Validate System Integrity** at the bottom of the Platform Designer window.
- 10. After Validate System Integrity successfully completes, click **Close**. Investigate connectivity of Platform Designer components.

#### Figure 40. System View GUI



11. Generate HDL by clicking **Generate HDL**, then in **Generation** pop up, click **Generate** and **Save Changes**. You may safely ignore warnings. Click **Close**.





#### **Generate Completed GUI** Figure 41.

Generate Completed
<ul> <li>Info: hls_afu_container: "Generating: hls_afu_container_altera_merlin_traffic_</li> <li>Info: hls_afu_container: "Generating: hls_afu_container_altera_merlin_traffic_</li> <li>Info: hls_afu_container: "Generating: hls_afu_container_alt_hiconnect_sc_fifo</li> <li>Info: hls_afu_container: Done "hls_afu_container" with 33 modules, 41 files</li> <li>Info: Finished: Create HDL design files for synthesis</li> <li>Info: Starting: Generate IP Core Documentation</li> <li>Info: Finished: Generate IP Core Documentation</li> </ul>
Info: Finished: Platform Designer system generation
A Generate: completed with warnings.
Stop Close

12. Exit Platform Designer and change directory to the hw/hls\_afu/hw/rtl directory and verify contents:

```
$ cd ..
$ ls
afu.sv BBB_cci_mpf BBB_ccip_avmm cci-if ccip_interface_reg.sv
ccip_std_afu.sv filelist.txt hls hls_afu.json pcie qsys
```

The N3000 does not support Intel AFU Simulation Environment (ASE) for cosimulation of AFU RTL and host software.

#### **Related Information**

Intel High Level Synthesis Accelerator Functional Unit (AFU) Design Example User Guide

#### 4.5.3.3. Compiling the Design and Producing a new N3000 FPGA Bitstream

To compile the design and produce a new N3000 FPGA bitstream, perform the following steps:

1. Copy the cci-if and pcie directories to the hw/hls\_afu/hw/rtl directory

```
$ cp -R ../../afu/hw/rtl/cci-if .
$ cp -R ../../afu/hw/rtl/pcie .
```

The cci-if and pcie directories were included in the Intial Shell Desgin and these directories are needed to compile the HLS AFU example.

2. The HLS Example provides an ccip\_std\_afu.sv file that is based on the N3000. You must update the ccip std afu.sv file with N3000 interfaces. The updated code is shown below:

```
11
***********
// Copyright (c) 2013-2016, Intel Corporation
11
```



#### 4. Creating an N3000 FPGA Design 683190 | 2022.07.15

## intel

```
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are
met:
11
// * Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright
notice,
\ensuremath{\prime\prime}\xspace this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
// * Neither the name of Intel Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR // CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
\ensuremath{\prime\prime}\xspace ( ) however caused and on any theory of liability, whether in
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
THE
// POSSIBILITY OF SUCH DAMAGE.
//
// Module Name : ccip_std_afu
                  ccip afu top
This module instantiates CCI-P compliant AFU
// Project :
// Description :
// Include MPF data types, including the CCI interface pacakge.
//import ccip_if_pkg::*;
`include "cci_mpf_if.vh"
import cci_mpf_csrs_pkg::*;
module ccip_std_afu #(
    parameter UPL_VERSION
                                                = 32'h2019_0905,
    parameter LOG2_DP_DATA_PATH1_WIDTH
                                                = 9,
    parameter LOG2_DP_DATA_PATH0_WIDTH
                                                = 9,
    parameter DP_CHA_WIDTH
                                                = 2,
    parameter NUM_AVST_IF_LINE
                                                = 2,
    parameter NUM_AVST_IF_FVL
                                                = 2,
    parameter LOG2_MAC_DATA_WIDTH
                                                = б,
    parameter USR_ERROR_WIDTH
                                                = 1,
    parameter LIGHTWEIGHT_MODE
                                                = 0,
    parameter TIMESTAMP_PASS
                                                = 0,
    parameter int TIMESTAMP_WIDTH
                                               = 96
) (
                                                  G_CLK100,// 100MHz global
    input logic
reference clock
    input logic
pClk.
                           // 400MHz - CCI-P clock domain. Primary interface
clock
    input logic
pClkDiv2,
                           // not used.
    input logic
pClkDiv4,
                           // not used.
   input logic
uClk_usr,
                           // User clock domain. Refer to clock programming
quide
    input logic
uClk_usrDiv2,
                           // User clock domain. Half the programmed
frequency
```





input logic pck\_cp2af\_softReset, // CCI-P ACTIVE HIGH Soft Reset input logic [1:0] pck\_cp2af\_pwrState, // CCI-P AFU Power State input logic pck\_cp2af\_error, // CCI-P Protocol Error Detected // Interface structures input t\_if\_ccip\_Rx 11 pck cp2af sRx, CCI-P Rx Port output t\_if\_ccip\_Tx pck\_af2cp\_sTx, 11 CCI-P Tx Port input logic pciel\_pipe\_gen3\_x8\_ref\_clk, input logic input logic [7:0] pciel\_pcie\_pins\_perst\_n, pciel\_pipe\_gen3\_x8\_rx\_serial, output logic [7:0] pciel\_pipe\_gen3\_x8\_tx\_serial, input logic ing\_egr\_clock, output logic fvl\_40g\_bp [NUM\_AVST\_IF\_LINE] output logic [1:0] mac2\_10g\_avalon\_st\_pause\_data[NUM\_AVST\_IF\_LINE], output logic [1:0] mac\_10g\_avalon\_st\_pause\_data [NUM\_AVST\_IF\_LINE], input logic ing\_in\_clk[NUM\_AVST\_IF\_LINE], input logic ing\_in\_rst[NUM\_AVST\_IF\_LINE], input logic [USR\_ERROR\_WIDTH-1:0] ing\_in\_err[NUM\_AVST\_IF\_LINE], input logic ing\_in\_val[NUM\_AVST\_IF\_LINE], input logic ing\_in\_eop[NUM\_AVST\_IF\_LINE], input logic [2\*\*LOG2\_DP\_DATA\_PATH0\_WIDTH - 1:0] ing\_in\_dat[NUM\_AVST\_IF\_LINE], input logic [(LOG2\_DP\_DATA\_PATH0\_WIDTH-3) -1:0] ing\_in\_mty[NUM\_AVST\_IF\_LINE], output logic ing\_in\_rdy[NUM\_AVST\_IF\_LINE], output logic [(8/NUM\_AVST\_IF\_LINE)-1:0] ing\_in\_fpga\_internal\_pause\_req[NUM\_AVST\_IF\_LINE], input logic [DP\_CHA\_WIDTH-1:0] ing\_in\_cha[NUM\_AVST\_IF\_LINE], input logic [TIMESTAMP\_WIDTH-1:0] ing\_in\_timestamp\_96b[NUM\_AVST\_IF\_LINE], input logic ing\_out\_clk[NUM\_AVST\_IF\_LINE], input logic ing\_out\_rst[NUM\_AVST\_IF\_LINE], output logic ing\_out\_sop[NUM\_AVST\_IF\_LINE], output logic ing\_out\_eop[NUM\_AVST\_IF\_LINE], output logic ing\_out\_val[NUM\_AVST\_IF\_LINE], input logic ing\_out\_rdy[NUM\_AVST\_IF\_LINE], input logic [(8/NUM\_AVST\_IF\_LINE)-1:0] ing\_out\_fpga\_internal\_pause\_req[NUM\_AVST\_IF\_LINE], output logic [(LOG2\_DP\_DATA\_PATH1\_WIDTH-3) -1:0] ing\_out\_mty[NUM\_AVST\_IF\_LINE], output logic [2\*\*LOG2\_DP\_DATA\_PATH1\_WIDTH - 1:0] ing\_out\_dat[NUM\_AVST\_IF\_LINE], output logic [USR\_ERROR\_WIDTH-1:0]

# intel

```
ing_out_err[NUM_AVST_IF_LINE],
    output logic [DP_CHA_WIDTH-1:0]
ing_out_cha[NUM_AVST_IF_LINE],
   output logic [TIMESTAMP_WIDTH-1:0]
ing_out_timestamp_96b[NUM_AVST_IF_LINE],
    input logic
egr_in_clk[NUM_AVST_IF_FVL],
   input logic
egr_in_rst[NUM_AVST_IF_FVL],
    input logic [USR_ERROR_WIDTH-1:0]
egr_in_err[NUM_AVST_IF_FVL],
   input logic
egr_in_val[NUM_AVST_IF_FVL],
    input logic
egr_in_sop[NUM_AVST_IF_FVL],
input logic
egr_in_eop[NUM_AVST_IF_FVL],
   input logic [2**LOG2_DP_DATA_PATH1_WIDTH - 1:0]
egr_in_dat[NUM_AVST_IF_FVL],
   input logic [DP_CHA_WIDTH-1:0]
egr_in_cha[NUM_AVST_IF_FVL],
                                                       // NB: not used
currently
   input logic [(LOG2_DP_DATA_PATH1_WIDTH-3) -1:0]
egr_in_mty[NUM_AVST_IF_FVL],
   output logic
egr_in_rdy[NUM_AVST_IF_FVL],
   output logic [(8/NUM_AVST_IF_LINE)-1:0]
egr_in_fpga_internal_pause_req[NUM_AVST_IF_LINE],
   input logic [TIMESTAMP_WIDTH-1:0]
egr_in_timestamp_96b[NUM_AVST_IF_LINE],
   input logic
egr_out_clk[NUM_AVST_IF_FVL],
   input logic
egr_out_rst[NUM_AVST_IF_FVL],
   output logic
egr_out_sop[NUM_AVST_IF_FVL],
   output logic
egr_out_eop[NUM_AVST_IF_FVL],
   output logic
egr_out_val[NUM_AVST_IF_FVL],
   input logic
egr_out_rdy[NUM_AVST_IF_FVL],
   input logic [(8/NUM_AVST_IF_LINE)-1:0]
egr_out_fpga_internal_pause_req[NUM_AVST_IF_LINE],
    output logic [DP_CHA_WIDTH-1:0]
egr_out_cha[NUM_AVST_IF_FVL],
   output logic [(LOG2_DP_DATA_PATH0_WIDTH-3) -1:0]
egr_out_mty[NUM_AVST_IF_FVL],
   output logic [2**LOG2_DP_DATA_PATH0_WIDTH - 1:0]
egr_out_dat[NUM_AVST_IF_FVL],
   output logic [USR_ERROR_WIDTH-1:0]
egr_out_err[NUM_AVST_IF_FVL],
   output logic [TIMESTAMP_WIDTH-1:0]
egr_out_timestamp_96b[NUM_AVST_IF_LINE],
`ifdef INCLUDE_DDR4
                                                ddr4a_avmm_0_clk,
   input wire
    input.
           wire
                                                ddr4a_avmm_0_reset_n,
                                                ddr4a_avmm_0_waitrequest,
    input
           wire
    input
           wire [255:0]
                                                ddr4a_avmm_0_readdata,
                                                ddr4a_avmm_0_readdatavalid,
    input
           wire
   output wire [6:0]
                                                ddr4a_avmm_0_burstcount,
   output wire [255:0]
                                                ddr4a_avmm_0_writedata,
   output wire [25:0]
                                                ddr4a_avmm_0_address,
    output wire
                                                ddr4a_avmm_0_write,
    output wire
                                                ddr4a_avmm_0_read,
   output wire [31:0]
                                                ddr4a_avmm_0_byteenable,
   input wire
                                                ddr4a avmm 1 clk,
```



## intel.

<pre>input wire input wire input wire output wire [255:0] output wire [6:0] output wire [255:0] output wire [25:0] output wire output wire output wire input wire input wire input wire input wire input wire input wire input wire input wire [255:0] input wire [255:0] output wire [25:0] output wire [25:0] output wire</pre>	<pre>ddr4a_avmm_1_reset_n, ddr4a_avmm_1_waitrequest, ddr4a_avmm_1_readdata, ddr4a_avmm_1_readdatavalid, ddr4a_avmm_1_burstcount, ddr4a_avmm_1_burstcount, ddr4a_avmm_1_address, ddr4a_avmm_1_address, ddr4a_avmm_1_read, ddr4a_avmm_1_read, ddr4a_avmm_1_byteenable, ddr4b_avmm_0_clk, ddr4b_avmm_0_reset_n, ddr4b_avmm_0_readdata, ddr4b_avmm_0_readdata, ddr4b_avmm_0_readdata, ddr4b_avmm_0_writedata, ddr4b_avmm_0_writedata, ddr4b_avmm_0_write,</pre>
output wire	ddr4b_avmm_0_read,
	ddr4b_avmm_0_byteenable,
output wire [31:0]	ddr4b_avmm_0_byteenable,
<pre>input wire [31:0] input wire input wire input wire [255:0] input wire [6:0] output wire [255:0] output wire [25:0] output wire output wire output wire input reg [6:0] output reg [127:0]</pre>	ddr1b_avmm_1_clk, ddr4b_avmm_1_reset_n, ddr4b_avmm_1_readdata, ddr4b_avmm_1_readdata, ddr4b_avmm_1_readdatavalid, ddr4b_avmm_1_burstcount, ddr4b_avmm_1_writedata, ddr4b_avmm_1_writedata, ddr4b_avmm_1_write, ddr4b_avmm_1_read, ddr4b_avmm_1_byteenable, ddr4c_avmm_reset_n, ddr4c_avmm_readdata, ddr4c_avmm_readdata, ddr4c_avmm_burstcount, ddr4c_avmm_writedata,
output reg [25:0]	ddr4c_avmm_address,
output reg	ddr4c_avmm_write,
output reg	ddr4c_avmm_read,
output reg [15:0]	ddr4c_avmm_byteenable,
<pre>input wire input wire input wire input wire [35:0] input wire [7:0],</pre>	qdr_avmm_clk, qdr_avmm_reset_n, qdr_avmm_waitrequest [7:0], qdr_avmm_readdata [7:0], qdr_avmm_readdatavalid
	gdr avmm burstcount [7:0],
output reg [2:0] output reg [35:0]	<pre>qdr_avmm_burstcount [7:0], qdr_avmm_writedata [7:0],</pre>
output reg [21:0]	qdr_avmm_address [7:0],
	qdr_avmm_write [7:0],
output reg	
output reg	qdr_avmm_read [7:0]
`endif	
);	
<pre>localparam SUB_AVMM_NUM = 2; localparam AFU_ID_L = LIGHTWEIGHT_MODE ? 64'hC000_C966_0D82_4272; localparam AFU_ID_H = LIGHTWEIGHT_MODE ? 64'h9AEF_FE5F_8457_0612; `default_nettype none</pre>	
localparam NUM_SUB_AFUS = 8;	
<pre>localparam NUM_PIPE_STAGES = 2;</pre>	

#### 4. Creating an N3000 FPGA Design 683190 | 2022.07.15

# intel

```
localparam C_SUB_AFUS_NOF_BITS = $clog2(NUM_SUB_AFUS);
`ifdef INCLUDE_AFU_PCIE1
   pciel_plug pciel_plug_inst (
       .ffs_LP32ui_vl_sync_reset_n
(pciel_pcie_pins_perst_n), // synchronous to AVL clock
       .ffs_LP32ui_vl_sync_pwrgood_n (pciel_pcie_pins_perst_n), //
not synchronous to AVL clock
       // PCIe pins
       .pin_pcie_ref_clk_p
                                      (pciel_pipe_gen3_x8_ref_clk),
       .pin_pcie_in_perst_n
                                       (pciel_pcie_pins_perst_n), //
connected to HIP
       .pin_pcie_rx_p
                                       (pciel_pipe_gen3_x8_rx_serial),
                                       (pciel_pipe_gen3_x8_tx_serial)
       .pin_pcie_tx_p
   );
`endif
/*
      // _____
   // Register SR <--> PR signals at interface before consuming it
   // _____
   (* noprune *) logic [1:0] pck_cp2af_pwrState_T1;
   (* noprune *) logic
                           pck_cp2af_error_T1;
                            pck_cp2af_softReset_T1;
   logic
                            pck_cp2af_sRx_T1;
   t_if_ccip_Rx
   t_if_ccip_Tx
                           pck_af2cp_sTx_T0;
   // _____
   // Register PR <--> PR signals near interface before consuming it
   // _____
   ccip_interface_reg inst_green_ccip_interface_reg
                                               (
                                  (pClk),
      .pClk
       .pck_cp2af_softReset_T0
                                   (pck_cp2af_softReset),
       .pck_cp2af_pwrState_T0
                                   (pck_cp2af_pwrState),
       .pck_cp2af_error_T0
                                  (pck_cp2af_error),
       .pck_cp2af_sRx_T0
                                   (pck_cp2af_sRx),
       .pck_af2cp_sTx_T0
                                   (pck_af2cp_sTx_T0),
       .pck_cp2af_softReset_T1
                                   (pck_cp2af_softReset_T1),
       .pck_cp2af_pwrState_T1
                                   (pck_cp2af_pwrState_T1),
                                   (pck_cp2af_error_T1),
(pck_cp2af_sRx_T1),
       .pck_cp2af_error_T1
.pck_cp2af_sRx_T1
   .pck_af2cp_sTx_T1
); */
                                   (pck_af2cp_sTx)
   //split cOrx into host and mmio
   wire afu_clk;
   assign afu_clk = pClk ;
   t_if_ccip_Rx pck_cp2af_mmio_sRx;
   t_if_ccip_Rx pck_cp2af_host_sRx;
   always comb
   begin
       pck_cp2af_mmio_sRx = pck_cp2af_sRx;
       pck_cp2af_host_sRx = pck_cp2af_sRx;
       //disable rsp valid on mmio path
       pck_cp2af_mmio_sRx.c0.rspValid = 0;
       //disable mmio valid on host path
       pck_cp2af_host_sRx.c0.mmioRdValid = 0;
       pck_cp2af_host_sRx.c0.mmioWrValid = 0;
   end
   // _____
   11
   11
      Instantiate a memory properties factory (MPF) between the external
   // interface and the AFU, adding support for virtual memory and
   // control over memory ordering.
   11
```



## intel

```
// _____
    // The AFU exposes the primary AFU device feature header (DFH) at MMIO
    // address 0. MPF defines a set of its own DFHs. The AFU must
    // build its feature chain to point to the MPF chain. The AFU must
    // also tell the MPF module the MMIO address at which MPF should start
    // its feature chain.
    11
    //Note: with ENABLE_SEPARATE_MMIO_FIFO, MPF will not receive or forward
    //any mmio requests
    localparam MPF_DFH_MMIO_ADDR = 'h0000;
    localparam MPF_DFH_MMIO_NEXT_ADDR = 'h0000;
    11
    // MPF represents CCI as a SystemVerilog interface, derived from the
    // same basic types defined in ccip_if_pkg. Interfaces reduce the
// number of internal MPF module parameters, since each internal MPF
    // shim has a bus connected toward the AFU and a bus connected toward
    // the FIU.
    11
    11
    // Expose FIU as an MPF interface
    11
    cci_mpf_if fiu(.clk(afu_clk));
    // The CCI wires to MPF mapping connections have identical naming to
    \ensuremath{{\prime}}\xspace // the standard AFU. The module exports an interface named "fiu".
    ccip_wires_to_mpf
      #(
        // All inputs and outputs in PR region (AFU) must be registered!
        .REGISTER INPUTS(1).
        .REGISTER_OUTPUTS(1)
      map_ifc
       (
        .pClk(afu_clk),
        .pck_cp2af_softReset(pck_cp2af_softReset),
        .pck_cp2af_sRx(pck_cp2af_host_sRx),
        .pck_af2cp_sTx(pck_af2cp_sTx),
        );
    // Instantiate MPF with the desired properties.
    11
    cci_mpf_if afu(.clk(afu_clk));
    cci_mpf
      #(
        // Should read responses be returned in the same order that
        // the reads were requested?
        .SORT_READ_RESPONSES(1),
        // Should the Mdata from write requests be returned in write
        // responses? If the AFU is simply counting write responses
        // and isn't consuming Mdata, then setting this to 0 eliminates
        // the memory and logic inside MPF for preserving Mdata.
        .PRESERVE WRITE MDATA(0),
        // Enable virtual to physical translation? When enabled, MPF
        // accepts requests with either virtual or physical addresses.
        // Virtual addresses are indicated by setting the
        // addrIsVirtual flag in the MPF extended Tx channel
        // request header.
        .ENABLE_VTP(0),
        // Enable mapping of eVC_VA to physical channels? AFUs that both
use
```

```
// \ensuremath{\mathsf{eVC}_VA} and read back memory locations written by the AFU must
```

# intel.

<pre>either     // emit WrFence on VA or use explicit physical channels and enforce     // write/read order. Each method has tradeoffs. WrFence VA is</pre>
expensive // and should be emitted only infrequently. Memory requests to
eVC_VA // may have higher bandwidth than explicit mapping. The MPF module
for
<pre>// physical channel mapping is optimized for each CCI platform. //</pre>
<pre>// If you set ENFORCE_WR_ORDER below you probably also want to set // ENABLE_VC_MAP. //</pre>
// The mapVAtoPhysChannel extended header bit must be set on each // request to enable mapping. .ENABLE_VC_MAP(0),
<pre>// When ENABLE_VC_MAP is set the mapping is either static for the entire</pre>
<pre>// run or dynamic, changing in response to traffic patterns. The mapper</pre>
<pre>// guarantees synchronization when the mapping changes by emitting a // WrFence on eVC_VA and draining all reads. Ignored when ENABLE_VC_MAP</pre>
<pre>// is 0ENABLE_DYNAMIC_VC_MAPPING(0),</pre>
<pre>// Should write/write and write/read ordering within a cache // be enforced? By default CCI makes no guarantees on the order // in which operations to the same cache line return. Setting // this to 1 adds logic to filter reads and writes to ensure // that writes retire in order and the reads correspond to the // most recent write. //</pre>
<pre>// *** Even when set to 1, MPF guarantees order only within // *** a given virtual channel. There is no guarantee of // *** order across virtual channels and no guarantee when // *** using eVC_VA, since it spreads requests across all // *** channels. Synchronizing writes across virtual channels // *** can be accomplished only by requesting a write fence on // *** eVC_VA. Syncronizing writes across virtual channels // *** and then reading back the same data requires both // *** requesting a write fence on eVC_VA and waiting for the // ***</pre>
// .ENFORCE_WR_ORDER(0),
<pre>// Enable partial write emulation. CCI has no support for masked // writes that merge new data with existing data in a line. MPF // adds byte-level masks to the write request header and emulates // partial writes as a read-modify-write operation. When coupled // with ENFORCE_WR_ORDER, partial writes are free of races on the // FPGA side. There are no guarantees of atomicity and there is // no protection against races with CPU-generates writes. .ENABLE_PARTIAL_WRITES(0),</pre>
<pre>// Address of the MPF feature header. See comment above. .DFH_MMIO_BASE_ADDR(MPF_DFH_MMIO_ADDR), .DFH_MMIO_NEXT_ADDR(MPF_DFH_MMIO_NEXT_ADDR)</pre>
.DFH_MMIO_NEXI_ADDR(MPF_DFH_MMIO_NEXI_ADDR) ) mpf
( clk(afu clk),
.fiu,
.afu, .cONotEmpty(),
.clNotEmpty());
// ===================================





```
// Now CCI is exposed as an MPF interface through the object named
       "afu". Two primary strategies are available for connecting
   11
   11
       a design to the interface:
   11
   11
         (1) Use the MPF-provided constructor functions to generate
   //
            CCI request structures and pass them directly to MPF.
   11
            See, for example, cci_mpf_defaultReqHdrParams() and
            cci_c0_genReqHdr() in cci_mpf_if_pkg.sv.
   11
    11
         (1) Map "afu" back to standard CCI wires. This is the strategy
    11
   11
            used below to map an existing AFU to MPF.
   11
   // _____
   11
   // Convert MPF interfaces back to the standard CCI structures.
   11
   t_if_ccip_Rx mpf2af_sRxPort;
   t_if_ccip_Tx af2mpf_sTxPort;
   // The cci_mpf module has already registered the Rx wires heading
   // toward the AFU, so wires are acceptable.
   11
   always_comb
   begin
       mpf2af sRxPort.c0 = afu.c0Rx;
       mpf2af_sRxPort.cl = afu.clRx;
       mpf2af_sRxPort.c0TxAlmFull = afu.c0TxAlmFull;
       mpf2af_sRxPort.clTxAlmFull = afu.clTxAlmFull;
       afu.c0Tx = cci_mpf_cvtC0TxFromBase(af2mpf_sTxPort.c0);
       if (cci_mpf_c0TxIsReadReq(afu.c0Tx))
       begin
           // Treat all addresses as virtual.
           afu.cOTx.hdr.ext.addrIsVirtual = 1'b0;
           // Enable eVC_VA to physical channel mapping. This will only
           // be triggered when ENABLE_VC_MAP is set above.
           afu.c0Tx.hdr.ext.mapVAtoPhysChannel = 1'b0;
           // Enforce load/store and store/store ordering within lines.
           // This will only be triggered when ENFORCE_WR_ORDER is set.
           afu.c0Tx.hdr.ext.checkLoadStoreOrder = 1'b0;
       end
       afu.clTx = cci_mpf_cvtClTxFromBase(af2mpf_sTxPort.cl);
       if (cci_mpf_clTxIsWriteReq(afu.clTx))
       begin
           // Treat all addresses as virtual.
           afu.clTx.hdr.ext.addrIsVirtual = 1'b0;
           // Enable eVC_VA to physical channel mapping. This will only
           // be triggered when ENABLE_VC_MAP is set above.
           afu.clTx.hdr.ext.mapVAtoPhysChannel = 1'b0;
           // Enforce load/store and store/store ordering within lines.
           // This will only be triggered when ENFORCE_WR_ORDER is set.
           afu.clTx.hdr.ext.checkLoadStoreOrder = 1'b0;
       end
       afu.c2Tx = af2mpf_sTxPort.c2;
   end
11
_____
------
// User AFU goes here
11
_____
```

#### 4. Creating an N3000 FPGA Design 683190 | 2022.07.15

## intel

```
_____
afu afu_inst(
 .afu_clk(afu_clk),
 .cp2af_sRxPort (mufc),
 .cp2ai_skxPort (mpf2af_sRxPort),
.cp2af_mmio_c0rx (pck_cr2if)
          ( pck_cp2af_mmio_sRx.c0 ) ,
 .af2cp_sTxPort
          ( af2mpf sTxPort )
);
11
11
     USER LOGIC - ADD/REMOVE/MODIFY your logic below
11
endmodule
```

- 3. Copy attached afu.qsf file into the design.
- 4. Compile design using make flow. **Note:** You need to set items to remove diagnostics and external memories.

```
$ make 2x2x25G GUI=1 INCLUDE_DIAGNOSTICS=0 INCLUDE_MEMORY=0 \
PAC_VER_MAJOR=3 PAC_VER_MINOR=5 PAC_VER_PATCH=6 \
REVISION_ID=12345678 INCLUDE_AFU_PCIE1=0 AFU_ROOT=<absolute path>/hw/
hls_afu/hw
```

*Note:* The compile process takes approximately 1.5 hours.

### 4.5.3.4. Verifying Timing Constraints are Satisfied

When the compile is complete, verify timing constraints are satisfied. You can verify this in the GUI using Timing Analyzer or you can review the generated report file in prj/pac\_baseline/build/chip.sta.summary.

- 1. Go to the \$ cd prj/pac\_baseline/build directory.
- 2. Review chip.sta.summary for timing constraints with negative slack
- 3. Create an unsigned FPGA image file for loading into flash. This instruction assumes the board root key has not been programmed.

```
$ PACSign SR -t UPDATE -H openssl_manager -i pac-n3000-secure-update-raw.bin
\
-0 unsigned_PAC_N3000_RSU.bin
```

#### Load FPGA image:

```
$ sudo fpgasupdate unsigned_PAC_N3000_RSU.bin <N3000 PCIE B:D.F>
>>Please note this command takes ~40 minutes to complete
$ sudo rsu fpga <N3000 PCIE B:D.F>
```

Load host application and run with FPGA:

a. Change directory to software:

```
$ cd hls_example/hw/hls_afu/sw
$ make
```

b. Set hugepage:

# echo 200 > /sys/kernel/mm/hugepages/hugepages-2048kB/nr\_hugepages



c. Run the application:

\$ sudo ./hls\_afu\_host

Using Avalon Slave at offset 0x40. No vector size specified. Default to size 64 floats. run ./hls\_afu\_host <vectorsize> to specify a vector size at runtime using test vector of size 64.

d. Running Test:

```
AFU DFH REG = 100001000000000
AFU ID LO = 944028430b016f3d
AFU ID HI = 5fa7fd4b867c484c
AFU NEXT = 00000000
AFU RESERVED = 00000000
end of output memory before executing kernel:
    [62] - -6259853398707798016.000000 (0xdeadbeef)
    [63] - -6259853398707798016.000000 (0xdeadbeef)
    [64] - -6259853398707798016.000000 (0xdeadbeef)
    [65] - 0.000000 (0x0)
Interrupt enabled = 00000000
Interrupt enabled = 00000001
AFU Latency: 0.04500 milliseconds
Poll success. Return = 1
check output memory:
output memory OK!
sum: Expected 715.000000, calculated 715.000000
```

The FPGA writes a full 512-bit word (64 bytes) to host memory, so if the size of your test vector (in bytes) is not a multiple of 64, the FPGA will overwrite some space at the end of output memory. fpgaPrepareBuffer() allocates your host memory in a buffer that is a multiple of 64 bytes, so the FPGA behavior will not affect your application. You should expect to see a single 0xdeadbeef at the end of the output memory if and only if the size of your test vector (determined by vector\_size, and the data type) is a multiple of 64 bytes (that is, if vector\_size is a multiple of 16).



intel

### **5. Capturing Signals in AFU with Signal Tap**


This section is a short guide on adding remote Signal Tap instances to an AFU for in system debugging. You can follow the steps in the following sections, in order of execution to create an instrumented AFU. The hello\_afu project is used in this guide as the target AFU to be instrumented.

You need a basic understanding of Signal Tap. Please see the "Signal Tap Logic Analyzer: Introduction & Getting Started" Web Based Training for more information.

There are two ways you can run the Signal Tap GUI:


• On a remote laptop or workstation connected through the network to a server with the N3000 with a Signal Tap instrumented FPGA image.

### Figure 42. Remote Debugging Scenarios



With a Signal Tap GUI running locally on the server with the N3000.

#### Figure 43. Local Debugging Scenarios



Now that you have compiled the hello\_afu design, you can proceed as follows for adding Signal Tap to the design.

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.



### 5.1. Adding Signal Tap to the Design

After you have compiled the  $hello_afu$  design, you can proceed as follows for adding Signal Tap to the design.

 Familiarize yourself with the project hierarchy. If your Project Navigator is not already in view in your main Intel Quartus Prime window, then in the Intel Quartus Prime window select View > Project Navigator. Detach the Project Navigator pane to expand its view. Expand the pac\_top instance. Now expand the inst\_green\_bs instance. Next expand inst\_ccip\_std\_afu. Your Project Navigator display should look as shown below:

	Instance	Entity	1
Ar	ria 10: 10AT115S1F45E1SG		Ī
abo SV	pac_top 📩		
Þ	💱 auto_fab_0 📥	alt_sld_fab_0	
Þ	fpga_top	fpga_top	
Þ	💱 g_clk_reset_sync	alt_sync_reset	
Þ	gen_atxpll[0].pll_wrapper_inst	pll_wrapper	
۲	💱 gen_atxpll[1].pll_wrapper_inst	pll_wrapper	
۲	💱 gen_atxpll[2].pll_wrapper_inst	pll_wrapper	
•	💱 gen_atxpll[3].pll_wrapper_inst	pll_wrapper	
Þ	💱 gen_eth_wrap[0].nfv_eth_wrapper_inst	nfv_eth_wrapper	
	💱 gen_eth_wrap[0].phy_indir_wrap	bbs_regs_mm_wrap	
Þ	💱 gen_eth_wrap[1].nfv_eth_wrapper_inst	nfv_eth_wrapper	
	💱 gen_eth_wrap[1].phy_indir_wrap	bbs_regs_mm_wrap	
•	💱 inst_green_bs	green_bs	
	✓ Inst_ccip_std_afu	ccip_std_afu	
	💱 afu	hello_afu	
	<pre>inst_green_ccip_interface_reg</pre>	ccip_interface_reg	
	Inst_sld_virtual_jtag	sld_virtual_jtag	
	▶ who scjio	altera_sld_host_end	
	💱 nfv_eth_led_0_inst	nfv_eth_led	
	nfv_eth_led_1_inst	nfv_eth_led	
۲	sys_clk_reset_sync	nfv_reset_sync	
	sys_csr_clk_pll	altera_pll	


 For this learning tutorial, the CCI-P interface and scratch register is instrumented. Select the **afu** instance in Project Navigator and right click, then select **Locate Node** and finally, **Locate in Design File**. See screen shot below:



		Instance		Entity	1s needed [=A-	B; usec	d in final	
🚵 A	rria 10: 10AT	115S1F45E1SG						
* SI	🦻 pac_top 📩				94365.4 (6.3) 121		35.1 (4.	
Þ	🚏 auto_fak	o_0 📥	alt_sld_fab_0		139.5 (3.1) 150.		0 (2.0)	
•	🚏 fpga_top	0	fŗ	oga_top	15706.1 (0.0) 204		1.4 (0.0	
•	<pre>g_clk_re</pre>	set_sync	a	t_sync_reset	1.5 (0.6) 2.5 (		1.3)	
•	gen_atx	pll[0].pll_wrapper_inst	pll_wrapper		36.0 (0.2) 43		43.0 (0.2)	
•	gen_atx	pll[1].pll_wrapper_inst	pll_wrapper		37.5 (0.2) 44.2		(0.3)	
Þ	gen_atxpll[2].pll_wrapper_inst		pll_wrapper		36.0 (0.2) 45.0		(0.3)	
Þ	Image: Second Strain		pll_wrapper		36.0 (0.2) 41.7		(0.2)	
Þ	Strain Strain		nfv_eth_wrapper		27274.3 (7.1)	3600	3.2 (11.	
	<ul> <li>SW gen_eth_wrap[0].nfv_eth_wrapper_inst</li> <li>gW gen_eth_wrap[0].phy_indir_wrap</li> <li>SW gen eth wrap[1].nfv eth wrapper inst</li> </ul>		b	bs_regs_mm_wrap	102.5 (102.5)	181.4	4 (181.4	
•	Strain gen_eth_wrap[1].nfv_eth_wrapper_inst		nfv_eth_wrapper		50469.1 (0.0)	6430	5.9 (0.0	
💱 gen_eth_wrap[1].phy_indir_wrap		b	bs_regs_mm_wrap	103.6 (103.6)	194.0	0 (194.0		
•	💱 inst_gre		green_bs		365.3 (0.0)	426.3	3 (0.0)	
		ccip_std_afu	ccip_std_afu		365.3 (0.0)	426.3	26.3 (0.0)	
	abc at	Cottings	<u></u>	ello_afu	33.6 (33.6)	70.9	(70.9)	
		<u>Settings</u>	-	cip_interface_reg	331.6 (331.6)	355.4	4 (355.4	
	(1. m)	👫 Set as Top-Level Entity		d_virtual_jtag			_	
	k vhd scjio	Locate Node	•	Locate in <u>A</u> ssign	ment Editor			
	w nfv_eth	Logic Lock Region	*	Locate in <u>P</u> in Pla	nner		25.3)	
	sv nfv_eth_	Design Partition		Locate in <u>C</u> hip Pl	anner		24.8)	
۲	sys_clk_	∎ <u>с</u> ору	_	Locate in Resour	ce Property View	ver	O)	
	sys_csr_		_	Locate in RTL Vie			D)	
		Expand All		Locate in Techno		-		
		Collapse All			07 = 1		-	
		Properties		Locate in <u>D</u> esign		r		
				Locate in Design	File			

- 3. This brings up the  ${\tt hello\_afu.sv}$  SystemVerilog code. Having the code available for review while defining the signals to be instrumented is highly useful.
- 4. Open the Signal Tap tool to create a \*.stp file defining the signals to be instrumented. See example screen shot below on how to open the Signal Tap tool:





a. The Signal Tap GUI appears as shown below:





		Signal Tap	Logic Analy.	zer - /home/bcantwo	NI/VistaCreek/al	lpha/fpga/18ww51.3	3_Alpha2/18ww51	1.3_Alpha2/prj/vc_8x3	10g_dcp_1.2_aggregation_	wire/chip - chip - [	dbg.stp]*				
Elle Edit View	Project Processing Tools	s <u>W</u> indow <u>H</u>	elp										Search Intel I	FPGA	10
	0 2 4 4 2 0														
Instance Manager										×	JTAG Chain	Configuration: N	device is selected		
astance auto signal			E usage 1	Memory usage 6	7	a					Hardware:	Please Select	-	Set	p.,
- ano iĝis	nap_0 Not running	N.									Device:			Scan	hain
											Bridge Index				
											>> SOF M	mager: ± %			17
auto_signaltap_0											Signal Config	uration			×
Type Allas	Node			ail durgs v)		Clock:				1					
Double-click to		Topositive [solit Mendous [solit		Data											
											Sample de	wh: 128	- RAM TYPE: Auto	o v	
												ted: 2 64 sam			
												cated • Auto	O Manual:		
											Pipeline Fa	alfier			
											Storage qu				
											Storage qu Type:	Continuos		•	
											Storage qu Type: Input por	t Continuos			
											Storage qu Type: Input por	t Continuos	O Manual D		

b. You can now set up a Signal Tap instance to instrument a portion of the design for observability.

In this example, the Signal Tap instance is renamed to hello\_afu to indicate its use to instrument the hello\_afu module. To rename the auto\_signaltap\_0 instance, right click and select Rename Instance:

Instance Manager:	R 0		Invalid J	ITAG ci
Instance		Status	Ena	bled
🖳 🔜 auto_signalta	ap O	Not runnir	ng 🖌	
	<u>C</u> reate l	nstance		
	D <u>e</u> lete l	Instance	Del	
	Rena <u>m</u> e	e Instance	F2	
	Enable	Power-Up T	rigger	
	Disable	Power-Up 1	Frigger	
auto_signaltap_0	Duplica	te Trigger		k moc
	Instanc	e Status <u>H</u> el	p	a Enab
Type Alias	Na	me		0
Double-click to a	dd nodes			

5. For the hello\_afu Signal Tap instance define the clock used to sample the signals to be instrumented. For accurate results, the instrumented signals must be in the domain of this clock. To select the clock, select the ... button under "Signal Configuration":



			Search Intel FF	GA
				<u>un</u>
×	JTAG Chain C	onfiguration: No devic	es detected	
	Hardware:		Ψ.	Setup
	Device:	None Detected	*	Scan Cha
	Bridge Index:	None Detected		
	>> SOF Mar	ager: 🛓 🔊		
Signal Config	guration:			×
Clock:				
Data				$\bigcirc$
Sample de	pth: 128	<ul> <li>RAM type:</li> </ul>	Auto	•
	-	mple segments		
Cogmo				
Segme				
-	ocated:  Auto		0	

a. This brings up the Node Finder tool. Find the "Look in:" listing go to the right and click ... to bring up the "Select Hierarchy Level" viewer. See screen shot:

Filter:	Signal Tap: pre-synthesis					✓ Customize
Look in:						ubentities 🔽 Hierarchy view
Matching	Nodes:		01 81		und:	
	Name	•	Assignments	+1	Name	<ul> <li>Assignments</li> </ul>
				>		
				>>		
				<		
				<<		
				undo		
			•	1.		

b. In the Select Hierarchy Level viewer expand pac\_top, inst\_green\_bs, inst\_ccip\_std\_afu and select afu and click OK. See screen shot:

#### 5. Capturing Signals in AFU with Signal Tap 683190 | 2022.07.15

# intel

	Select Hierarchy Level				
Instance	Er	ntity			
📅 pac_top 📩					
🛛 🕎 auto_fab_0🐴	alt_sld_fab_0				
🚏 fpga_top	fpga_top				
g_clk_reset_sync	alt_sync_reset				
gen_atxpll[0].pll_wra	pll_wrapper				
Image: Second State S	pll_wrapper				
🕨 📅 gen_atxpll[2].pll_wra	pll_wrapper				
gen_atxpll[3].pll_wra	pll_wrapper				
🕅 📅 gen_eth_wrap[0].nfv	nfv_eth_wrapper				
🐯 gen_eth_wrap[0].phy	bbs_regs_mm_wrap				
Image: Second State S	nfv_eth_wrapper				
🐯 gen_eth_wrap[1].phy	bbs_regs_mm_wrap				
<ul> <li>inst_green_bs</li> </ul>	green_bs				
▼ 100 inst_ccip_std_afu	ccip_std_afu				
<sup>abc</sup> afu	hello_afu				
inst_green_ccip	ccip_interface_reg				
🐯 pcie1_plug_inst	pcie1_plug				
Inst_sld_virtual_jtag	sld_virtual_jtag				
Scjio	altera_sld_host_endpoint				
Image: State St	nfv_reset_sync				
🐯 nfv_eth_led_0_inst	nfv_eth_led				
🐯 nfv_eth_led_1_inst	nfv_eth_led				
sys_clk_reset_sync	nfv_reset_sync				
🐺 sys_csr_clk_pll	altera_pll				
			<u>о</u> к	<u>C</u> ancel	Help

c. From reviewing the hello\_afu.sv code, notice all signals are synchronous to signal **clk**. In the Node Finder window, type in **\*clk**\* in the "Named" blank and click Search. Expand each instance selection in the "Matching Nodes" pane. Then select **clk** and the **>** to make this the signal used for clocking the Signal Tap instance. See screen shot:

<b>X</b> r				Node Fi	nder	
Named:	*clk*					- Search 😞
Options						
Filter:	Signal Tap: pre-synth	esis				← Customize
Look ir	n: vc_dcp_top inst_gree	en_bs inst_ccip_	std_afu afu		✓ … ✓ Include st	ubentities 🔽 Hierarchy view
Matching	g Nodes:				Nodes Found:	
	Name		Assignments	-1	Name	<ul> <li>Assignments</li> </ul>
- 1	_green_bs nst_ccip_std_afu ★ afu Clk	lTap:pre-synthesis p_topinst_green_bsijnst_ccip_std_afulafu Name ↑ Assignments bas _std_afu	>>	<sup>C</sup> <u> </u> inst_green_bs inst_ccip_std_afu afu clk	Unassigned	
				<< undo		
				1.	4	•
Find con	npleted successfully. For	und 1 nodes in 0	0 min 01 sec.			<u>O</u> K <u>C</u> ancel

- Press **OK** i.
- ii. The Signal Configuration dock on the far right should look as shown below:





lock: inst gre	en_bs inst_ccip	std afulafuld	lk	
ata			20:20	
Sample dept	n: 128 •	RAM type:	Auto	-
Segmente	d: 2 64 sampl	e segments		
Nodes Alloca	ted: 🖲 Auto	🔿 Manual:	0	3
Pipeline Facto	or: 0			-
Storage quali	fier:			
Type:	Continuous			
Input port:				
Nodes Allo	ated: 🔘 Auto	O Manual	0	
Record	dara discontinuit			
	storage qualifier			

- 6. You can increase the depth of the samples captured by increasing **Sample depth**. For this example, the depth is increased to 1 K. Please keep in mind, increased depth means more FPGA resources used for the Signal Tap instance.
- 7. Select the signals to be added to the hello\_afu Signal Tap instance by double clicking the **Double-click to add nodes** area of the "Setup" dock. This brings up the Node Finder tool. Repeat the steps above to set the "Look in:" box to narrow the search to just the hello\_afu instance. You want to see the CCI-P interface signals and scratch pad register. Enter cp2af\_sRxPort\* in the "Named" entry field and click Search. Click the >> to select all signals to give you total visibility of the ccip RX bus input to the hello\_afu. See screen shot below:



#### 5. Capturing Signals in AFU with Signal Tap 683190 | 2022.07.15

Named:	cp2af sRxPort*				▼ Search
Options					
Filter:	Signal Tap: pre-synthesis				- Customize
Look in:	pac_top inst_green_bs inst_ccip_st	d_afu afu		- Include subentities	<ul> <li>Hierarchy view</li> </ul>
Matching	Nodes:			Nodes Found:	
	Name 🔺	Assignments	<b>▲ +</b>	Name	Assignments
	green_bs			inst_green_bs inst_ccxPort.c0.hdr.hit_miss	Unassigned
	st_ccip_std_afu			inst_green_bs inst_ccsRxPort.c0.hdr.rsvd	
	afu			inst_green_bs inst_cxPort.c0.mmioRdValid	
	<pre>cp2af_sRxPorhdr.hit_miss cp2af_sRxPort.c0.hdr.rsvd1</pre>	Unassigned Unassigned		inst_green_bs inst_cxPort.c0.mmioWrValid	-
	cp2af_sRxPortco.ndf1svd1	Unassigned		inst_green_bs inst_ccf_sRxPort.c0.rspValid	
		Unassigned		inst_green_bs inst_csRxPort.cOTxAlmFull	Unassigned
	cp2af sRxPort.c0.rspValid	Unassigned		🖕 inst_green_bs inst_ccsRxPort.c1.hdr.forma	
		Unassigned	>	inst_green_bs inst_ccxPort.c1.hdr.hit_miss	Unassigned
	cp2af_sRxPort.c1.hdr.format		>>	🖕 🖕 inst_green_bs inst_ccsRxPort.c1.hdr.rsvd0	) Unassigned
	cp2af sRxPorhdr.hit miss	Unassigned	<	🖕 inst_green_bs inst_ccsRxPort.c1.hdr.rsvd1	Unassigned
	cp2af_sRxPort.c1.hdr.rsvd0	Unassigned	<<	🖕 inst_green_bs inst_ccf_sRxPort.c1.rspValid	Unassigned
	cp2af_sRxPort.c1.hdr.rsvd1	Unassigned	undo	🖕 inst green bs inst c sRxPort.c1TxAlmFull	Unassigned
	cp2af_sRxPort.c1.rspValid	Unassigned	unao	a inst_green_bs inst_cccp2af_sRxPort.c0.dat	a Unassigned
	cp2af_sRxPort.c1TxAlmFull	Unassigned		a inst green bs/inst ccsRxPort.c0.hdr.cl nur	
	🕨 🍃 cp2af_sRxPort.c0.data	Unassigned		a inst green bs/inst csRxPort.c0.hdr.mdata	Unassigned
	cp2af_sRxPor0.hdr.cl_num	Unassigned		a inst green bs/inst ccPort.c0.hdr.resp type	U
	🕨 🦢 cp2af_sRxPort.c0.hdr.mdata	Unassigned		inst green bs/inst cc sRxPort.c0.hdr.rsvd0	•
	🕨 🍃 cp2af_sRxPordr.resp_type	Unassigned		inst_green_bsjinst_ccskkrot.co.hdr.vc use	•
	🕨 🍃 cp2af_sRxPort.c0.hdr.rsvd0			inst green bslinst ccsRxPort.c0.ndr.vc_user	•
	• \$ cp2af_sRxPorhdr.vc_used				
	🔸 🍃 cp2af_sRxPor1.hdr.cl_num	Unassigned	-	· · · · · · · ·	•

8. Now change "Named:" to **scratch**\* and click **Search**. Expand Matching Nodes until the scratch\_reg is displayed. Select **scratch\_reg** and then >> to add the scratch register signals to the "Nodes Found" list. See screen shot:

Named: Options	scratch*				▼ Search
Filter:	Signal Tap: pre-synthesis				▼ Customize.
Look in:	pac_top inst_green_bs inst_	ccip_std_afu afu		- Include subentities	✓ Hierarchy view
Matching		0:0:		Nodes Found:	
▼ inst_gr	Name	<ul> <li>Assignments</li> </ul>	*1	Name 🍝	Assignments
• in	pleted successfully. Found 65	Unassigned	> < < undo	inst_green_bs]inst_ccsRxPort.c1.hdr.format inst_green_bs]inst_ccsRxPort.c1.hdr.format inst_green_bs]inst_ccsRxPort.c1.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c1.hdr.rsvd1 inst_green_bs]inst_ccsRxPort.c1.rspValid inst_green_bs]inst_ccsRxPort.c1TxAImFull inst_green_bs]inst_ccsRxPort.c0.hdr.c1 inst_green_bs]inst_ccsRxPort.c0.hdr.c1 inst_green_bs]inst_ccsRxPort.c0.hdr.rdtat inst_green_bs]inst_ccsRxPort.c0.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c0.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c0.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c1.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c1.hdr.rsvd0 inst_green_bs]inst_ccsRxPort.c1.hdr.rdtatinst_green_bs]inst_ccstp_splant_green_bs]inst_ccstpr	Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned





 Now enter af2cp\_sTxPort\* in the "Named" entry field and click Search to instrument the output CCI-P bus signals. Expand the instance names in "Matching Nodes". Do not select names ending in ~reg0. Your display should be as shown below:

Options Filter:						
Filter:						
	Signal Tap: pre-synthesis				▼ Customi	ze.
Look in:	pac_top inst_green_bs inst_ccip_std_afu af	u		Include subentities	ies 🗸 Hierarchy vie	
Matching I	Nodes:			Nodes Found:		
	Name 🔺	Assignments	<b>▲ +</b> I	Name	Assignment	;
	<pre>{_ af2cp_sTxPort.c2.hdr.tid[8]~reg0 Unassigne</pre>	Unassigned Unassigned		inst_green_bs inst_ccipf_sRxPort.c1.hdr.vc_used inst_green_bs inst_ccip_std_afu afu scratch_reg inst_green_bs inst_ccipp_sTxPort.c0.hdr.address	Unassigned Unassigned Unassigned	
	al2cp_sTXPort.Col.hdr.address al2cp_sTXPort.Col.hdr.address al2cp_sTXPort.Col.hdr.mdata af2cp_sTXPort.Col.hdr.reg.type al2cp_sTXPort.Col.hdr.rsvd1 al2cp_sTXPort.Col.hdr.svd1 al2cp_sTXPort.Col.hdr.address al2cp_sTXPort.Col.hdr.address al2cp_sTXPort.Col.hdr.address al2cp_sTXPort.Col.hdr.radata af2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2 al2cp_sTXPort.Col.hdr.rsvd2	Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned	> < << undo	inst_green_bs inst_ccip2cp_sTxPortc0.hdr.rsvd1 inst_green_bs inst_cciprp_sTxPortc0.hdr.vc_sel inst_green_bs inst_cciprp_sTxPortc1.hdr.address inst_green_bs inst_ccipcp_sTxPortc1.hdr.address inst_green_bs inst_ccipcp_sTxPortc1.hdr.cl_len inst_green_bs inst_ccipcp_sTxPortc1.hdr.red inst_green_bs inst_ccipcp_sTxPortc1.hdr.red inst_green_bs inst_ccipcp_sTxPortc1.hdr.rsvd0 inst_green_bs inst_ccip2cp_sTxPortc1.hdr.rsvd0	Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned Unassigned	

10. Click **Insert** and **Close**. Your display should be as shown below:

hello	_afu		Lock mode:	: 🎦 Allow all changes			
		Node	Data Enable	Trigger Enable	Trigger Conditions		
Туре	Alias	Name	1357	1357	1 ✓ Basic ANE +		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.cO.hdr.hit_miss	~	~	X		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.hdr.rsvd1	~	~			
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.mmioRdValid	<ul> <li></li> </ul>	~	X		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.cO.mmioWrValid	<ul> <li></li> </ul>	<b>v</b>	×		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.rspValid	<b>v</b>	~			
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.cOTxAlmFull	<ul> <li></li> </ul>	~	M M M M		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.format	<ul> <li>Image: A start of the start of</li></ul>	~	X		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.hit_miss	<ul> <li></li> </ul>	~	X		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.rsvd0	<ul> <li>Image: A set of the</li></ul>	~	X		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.rsvd1	~	<b>v</b>	X		
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.rspValid	<ul> <li>Image: A start of the start of</li></ul>	~			
C		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1TxAlmFull	<ul> <li>Image: A start of the start of</li></ul>	~	X		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.data[5110]	<ul> <li>Image: A set of the</li></ul>	<b>v</b>	000000000000000000000000000000000000000		
-		■ inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.hdr.cl_num[10]	~	<b>v</b>	Xh		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.hdr.mdata[150]	<ul> <li>Image: A start of the start of</li></ul>	<b>v</b>	XXXXh		
-		inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.hdr.resp_type[00]	<b>v</b>	~	Xh		
-		■ inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c0.hdr.rsvd0[10]	~	~	Xh		
-		■ inst green bs inst ccip std afu afu cp2af sRxPort.c0.hdr.vc used[00]	~	<b>v</b>	Xh		

- 11. Select File ➤ Save As and save the newly created Signal Tap Logic Analyzer file as hello\_afu.stp in the current directory.
- 12. When asked: "Do you want to enable Signal Tap File hello\_afu.stp for the current project?" Click **Yes**.
- 13. Close the Signal Tap GUI.
- 14. Re-Run a full compilation to create a new FPGA implementation with hello\_afu Signal Tap instrumentation included.
- 15. Once the build completes, the newly created pac-n3000-secure-updateunsigned.bin with Signal Tap instrumentation can be loaded into FPGA Flash for storage and use as the user image loaded into the Intel Arria 10 GT FPGA.





### 5.2. Loading FPGA Image

 Change directories to the build directory where pac-n3000-secure-updateunsigned.bin was created by make and create an unsigned FPGA image using PACSign. Please note, this step assumes your target N3000 board has not had the root key programmed on the board.

```
$ cd prj/pac_baseline/build
```

2. Before running PACSign, ensure you have the following environment setting:

export PYTHONPATH=/usr/local/lib/python3.6/site-packages/

3. Create the image:

```
$ PACSign SR -t UPDATE -H openssl_manager \
-i pac-n3000-secure-update-raw.bin -o hello_afu_unsigned.bin
No root key specified. Generate unsigned bitstream? Y = yes, N = no: y
No CSK specified. Generate unsigned bitstream? Y = yes, N = no: y
```

By responding with 'y', you are creating an unsigned binary file that can be loaded into a N3000 board that has not had the root key hash loaded into flash.

4. Flash your N3000 image with this new file.

*Note:* This command must be done as sudo or root.

\$ sudo fpgasupdate hello\_afu\_unsigned.bin 3e:00.0

Note: Your PCIe b:d.f value can be different from 3e:00.0 used above.

This command takes about 40 minutes to complete.

5. Perform a remote system update to load the new FPGA image using your PCIe B.D.f.

\$ sudo rsu fpga 3e:00.0

 Verify the hello\_afu\_stp FPGA image is loaded with the fpgainfo port command showing the Accelerator Id as 850adcc2-6ceb-4b22-9722d43375b61c66.

```
# fpgainfo port
Board Management Controller, MAX10 NIOS FW version D.2.0.19
Board Management Controller, MAX10 Build version D.2.0.6
//****** PORT *****//
Object Id : 0xED00000
PCIe s:b:d.f : 0000:3e:00.0
Device Id : 0x0b30
Numa Node : 1
Ports Num : 01
Bitstream Id : 0x21000410030509
Bitstream Version : 0.2.3
Pr Interface Id : a5d72a3c-c8b0-4939-912c-f715e5dc10ca
Accelerator Id : 850adcc2-6ceb-4b22-9722-d43375b61c66
```

### **5.3. Set Up Connections**


1. Set up a network connection between the instrumented FPGA AFU and your Signal Tap GUI. You can set the network connection based on whether you are using a remote or local debugging configuration. See diagram below illustrating the connection steps:




5. Capturing Signals in AFU with Signal Tap 683190 | 2022.07.15

## intel.

#### Figure 44. Remote Debugging



#### Figure 45. Local Debugging



- 2. Use the OPAE tool **mmlink** to enable your host system for remote Signal Tap. This tool is included with the Intel Acceleration Stack for the N3000
- 3. Open a TCP port to accept incoming connection requests from remote debug hosts.

```
# mmlink -P 3333 -B 0xb2 Note, -B is the bus number of the target N3000 to
connect
 ----- Command line Input START ----
 Segment : -1
 Bus : 02
 Device : -1
 Function : -1
 Socket-id : -1
 Port : 3333
 IP address : 0.0.0.0
       -- Command line Input END ----
PORT Resource found.
Remote STP : Assert Reset
Remote STP : De-Assert Reset
Read signature value 53797343 to hw
Read version value 1 to hw
Read write fifo capacity value 32 to hw
m_listen: 4
listening on ip: 0.0.0.0; port: 3333
```

You can debug remotely from a remote machine connected to your PAC host or you can debug on the local PAC host.

If debugging on a remote host:





- a. Make sure Intel Quartus Prime Pro Edition version 19.2 is installed and the directory \$N3000\_EXAMPLE\_ROOT/hello\_afu/hw/pac/remote\_debug is copied to the remote host.
- b. Use System Console on the remote host to connect to the debug target host IP and TCP port using the following command:

```
$ cd Remote host directory with $N3000_EXAMPLE_ROOT/
hello_afu/hw/pac/\
remote_debug
$ system-console --rc_script=mmlink_setup_profiled.tcl \
remote_debug.sof <IP Address of target PAC host> 3333
```

*Note:* You must have the System Console executable binary added to your PATH variable. The System Console executable binary is in the Intel Quartus Prime installation directory. An example of how to update your PATH variable is the following:

```
export PATH=$PATH:~/inteldevstack/intelFPGA_pro/quartus/
sopc_builder/bin
```

- If debugging on local host:
  - a. Start System Console on the local host as shown below:

```
$ # cd $N3000_EXAMPLE_ROOT/hello_afu/hw\
/pac/remote_debug
$ system-console --rc_script=mmlink_setup_profiled.tcl \
remote_debug.sof localhost 3333
```

Whether local or remote, the Intel Quartus Prime tool System Console starts a new GUI and runs the mmlink\_setup\_profiled.tcl setup script as shown below:

	System Console		$\odot$ $\odot$						
Tools Help									
ystem Explorer 💠 🗕 🗗 🗖			- ದೆ						
1	ADC Toolkit (Beta)								
Connections									
🗂 designs									
design_instances									
scripts									
	Ethernet Link Inspector								
	Ethernet Link Inspector helps user to get visibility into performance of a	in ethernet link for Stratix10 Low Latency 100G Ethernet IP cor	8.						
	Launch								
	and the second s								
	Stratix 10 SDM Debug Toolkit								
	Stratix 10 SDM Debug Toolkit helps users debug configuration and inte	GA.							
	Launch								
	Transceiver Toolkit								
	The Transceiver Toolkit is a powerful transceiver verification tool that ca	an quickly analyze the transceiver signal quality and performan	ce.						
	Launch								
	Launen								
	Load Design		Refresh Connections						
essages 🚳	_ 🗗 🗂 Tcl	Console 🛛	- d						
Finished discovering USB c		inal Line: 44 Profiled Line: 81 Time: 17:50:55	- 0						
	Oric	inal Line: 45 Profiled Line: 83 Time: 17:50:55 inal Line: 46 Profiled Line: 85 Time: 17:50:55							
	me/bcantwell/system_console/system_console_rc.tcl. You can cu	inal Line: 47 Profiled Line: 87 Time: 17:50:55							
Executing startup script /h		inal Line: 48 Profiled Line: 89 Time: 17:50:55							
Auto linking 1 to remote d									
Auto linking 1 to remote_d Finished discovering JTAG		inal Line: 53 Profiled Line: 96 Time: 17:50:55 ite system ready.							

The script takes 1-2 minutes to complete. When the "Remote system ready" message is displayed Signal Tap may be connected for debugging.





b. Open Intel Quartus Prime GUI on the machine that is performing the debugging (i.e. local or remote host). In Intel Quartus Prime GUI, select
 File ➤ Open and navigate to the hello\_afu.stp file created in previous steps, select and open this file. The Signal Tap GUI comes up as shown below:

There "Many and "A final second particular and a final second part	X JTAG Chain Configuration is absolve a universel      Handware: Please Select - Select      Provide Name Detected      Provide Name Detected      Provide Name Detected      Provide Name Provide Name      Provide Name Provide Name Provide Name      Provide Name Provide Name Provide Name      Provide Name Provide Name Provide Name      Provide Name Provide Name Provide Name      Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide Name Provide
New York (V) State (V) Sta	Device: None Detected · Scan G Bridge Index: None Detected
Node Data Enable Trigger Exable Trigger Conditions	Bridge Index: None Detected
Node Data Enable Trigger Exable Trigger Conditions	
Node Data Enable Trigger Enable Trigger Conditions	
Node Data Enable Trigger Enable Trigger Candillorn	>> SOF Manager:
Node Data Enable Trigger Enable Trigger Candillorn	
	Signal Configuration:
	Clock inst green balinst cop atd afulafuklik
yee Alan Mener 1337 1337 13 Male Mare State of Alan Alan Alan Alan Alan Alan Alan Alan	
inst green hultenst ocip atd abalafolop2af afBaPort.cD.hdr.htt.miss 🗸 🗸	Data
inst green hultest ccip atd abalafulep2af sRPort.cD.htravd1 V V	
	Sample depth: 1 K * RAM type: Auto *
Internet policy and a set of the	Segmented: 2 512 sample segments
inst.green.bujtast_ccip.std_shujshujcp2af_sRaPort.c0.rsp/valid 🖌 🖌 🔀	
init green outer con to animite car in second carpoint of V V 2 init green bulent con the animite carbon outer of the second of	Nodes Allocated:  Auto  Manual: 1357
Integrme hjolen cog nad shjeljaljaljaljaljaljaljaljaljaljaljaljaljal	Pipeline Factor: 0
init green bujnet cop tot anjanitectual seavents: Intrammat VVVV	
inst_green_bijinst_ccip_std_afajafajcp2af_sRaPortc1.hdr.rsvd0 🗸 🗸	Storage qualifier:
inst. greek opinst cop nd snipht(coal second that harvou) V V S	Type: Continuous *
	Input port: auto_stp_external_storage_qualifier
🖉 🕺 inst_green_ba(inst_ccip_sd_afu)a/u(p2af_sRxPort_00.data(511.0)) 🔍 🔍 X000000000000	Nodes Allocated:  Auto O Harvat: 1357
🖌 inst_green_bsjong.ccip_ssd_shujabujcp2af_sRxPort.c0.hdr.cl_num(1.0) 📝 📝 Xh	
🖌 inst_green_bsjinst_colp_sst_shujshujep2at_sRePort.c0.hdrmdssta[15.0] 🔍 📝 X0000h	
* instigreen belinst ccip std afulafulozaf sRefert.c0.hdcresp typef0.01	
👻 🕷 inst.green.bs/inst.ccip.ssd.afuja/u/pp2af_sRePort.c0/hdrsvd0/(1.0) 🔍 🔍 📝 3/h	

c. In the Signal Tap GUI top right corner, "Hardware" pull down, where it says "Please Select", click on the up/down arrows to bring up the hardware selection – select the choice that has **System Console** .... as shown below:

×		JTAG Chain Co	onfiguration: No device is selected	×
	Pl	ease Select		
	Sy	stemConsole o	n localhost:43106 [Sld Hub Controller Syster	n]
		Derice.		·····
		Bridge Index:	None Detected	\$
		>> SOF Mar	nager: 🛓 🕕	

The instance manager should show "Ready to acquire".

d. Review the hello\_afu.sv code and notice the following line:

81		11
82		// Receive MMIO writes
83		11
84		always_ff @(posedge clk)
85	E	begin
86	T	if (reset)
87	¢.	begin
88	T	<pre>scratch_reg &lt;= '0;</pre>
89	-	end
90		else
91	白	begin
92		<pre>// set the registers on MMIO write request</pre>
93		// these are user-defined AFU registers at offset 0x40.
94		if (cp2af_sRxPort.c0.mmioWrValid == 1)
95	白	begin
96	白	case (mmioHdr.address)
97		<pre>16'h0020: scratch_reg &lt;= cp2af_sRxPort.c0.data[63:0];</pre>
98	+	endcase
99	-	end
100	-	end
101		end

e. Enable the Signal Tap instance to capture data when cp2af\_sRxPort.c0.mmioWrValid.



4. Select the cp2af\_sRxPort.co.mmioWrValid signal name, then right click the "Trigger Conditions" value and set this to 1 as shown below:

tance	Status	Enabled	LE usage	Memory usage	6		7	8	
hello_	afu Not running	✓			de				
trianen 201	9/04/12 10:25:45 #1					Lock mode:	Allow all ch		
ungger: 201	9/04/12 10:25:45 #1				_		-		
-		Node			-	Data Enable	Trigger Enable 1357	Trigger Conditions	
Type Alias						1357	1357		
*	inst_green_bs inst_ccip_std_afu a			-				X	
*	inst_green_bs inst_ccip_std_afu a					<ul> <li></li> <li></li> </ul>	✓ ✓	WW	
*	inst_green_bs inst_ccip_std_afu a					✓ ✓	V		
*	inst_green_bs inst_ccip_std_afu a							1	
*	inst_green_bs inst_ccip_std_afu a					<b>v</b>	<b>v</b>	8	
*	inst_green_bs inst_ccip_std_afu a				-	<b>v</b>	<b>v</b>	8	
*	inst_green_bs inst_ccip_std_afu a					✓	<b>v</b>		
-	inst_green_bs inst_ccip_std_afu a			-		✓	<b>v</b>	8	
*	inst_green_bs inst_ccip_std_afu a					✓	<b>v</b>	8	
*	inst_green_bs inst_ccip_std_afu a					✓	<b>v</b>	X	
*	inst_green_bs inst_ccip_std_afu a					✓	<b>v</b>	<u>×</u>	
-	inst_green_bs inst_ccip_std_afu a					✓	✓	×	
2					-	✓	✓	XXXXXXXXXXXXXXX	
2						✓	✓	Xh	
2						✓	✓	XXXXh	
2		u afu cp2af_	sRxPort.c0.hd	r.resp_type[00]		✓	✓	Xh	
1						✓	✓	Xh	
2	Inst green bs inst ccip std af	u afu cp2af	sRxPort.c0.hd	r.vc used[00]		✓	✓	Xh	
Data	5 Setup								

- 5. Enable the hello\_afu Signal Tap instance by entering **F5**.
- Modify the N3000 host application to add a shared connection to the FPGA in order to create host transactions that can cause the hello\_afu STP interface to activate. This shared connection allows the Signal Tap and host communication to be shared through the PCIe bus.
  - a. Edit \$N3000\_EXAMPLE\_ROOT/hello\_afu/hw/afu/sw/hello\_afu.c to change the following line from:

```
res = fpgaOpen(afc_token, &afc_h, 0);
```

To;

```
res = fpgaOpen(afc_token, &afc_h, FPGA_OPEN_SHARED);
```

b. Save hello\_afu.c and build the code

\$ make

C. Run the hello\_afu host code as root or sudo as shown below:

```
# ./hello_afu
Running Test
AFU DFH REG = 100001000000000
AFU ID LO = 9722d43375b61c66
AFU ID HI = 850adc26ceb4b22
AFU NEXT = 0000000
AFU RESERVED = 0000000
Reading Scratch Register (Byte Offset=0000080) = 00000000
MMIO Write to Scratch Register (Byte Offset=0000080) = 123456789abcdef
Reading Scratch Register (Byte Offset=0000080) = 123456789abcdef
Setting Scratch Register (Byte Offset=0000080) = 0000000
Reading Scratch Register (Byte Offset=0000080) = 0000000
Reading Scratch Register (Byte Offset=0000080) = 0000000
Done Running Test
```

Your Signal Tap instance captures the write transactions as shown below:



	View Project Processing Tools Window Help														Search Intel	FOC A
															Searchinder	rrua
	000															
istance Ma	nager: 🍄 🏷 🗆 🔟 Ready to acquire										X	JTAG Chain O	Configura	ion: JTA	ready	
stance	Status Enabled LE usage Memory usage 6	7	8								_	Hardware:	System	Console o	localhost:39	Se
le hello	afu Not running 🖌															1-
												Device:	@1:50	Hub Con	oller System	Scar
												Bridge Index:				
												>> SOF Ma	nager:			
log: Trig (8	2019/04/13 13:41:58 (0:0:0.0 elapsed)															
Type Alias	Name	-128 -64	0 64	128	192	256	320	384	448	512	576	640	704	7	8 832	
<u>*</u>	inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.format															
<u>.</u>	inst_green_bslinst_ccip_std_afulafulcp2af_sRxPort.c1.hdr.hit_miss															
<u>.</u>	inst_green_bslinst_ccip_std_afulafulcp2af_sRxPort.c1.hdr.rsvd0															
*	inst_green_bs inst_ccip_std_afu afu cp2af_sRxPort.c1.hdr.rsvd1															
<u>*</u>	inst_green_bs[inst_ccip_std_afu[afu]cp2af_sRxPort.c1.rspValid															
*	inst_green_bs/inst_ccip_std_afu/afu/cp2af_sRxPort.c1TxAlmFull															
2	inst_green_bsjinst_ccip_std_afujafujcp2af_sRxPort.c0.data[511.0]		0000000000							0000000000308	10902000000	000123456789A8	COEFh			
2		1h	00000000000					10000000000000000000000000000000000000		0000000000308	10902000000	000123456789A8	CDEFN	1h	1h	
2	inst_green_bsjinst_ccip_std_afujafujcp2af_sRxPort.c0.data[511.0]	1h 0209h								0000000000308	109020000000	000123456789A8	CDEFN	1h	1h 0209h	
	<ul> <li>inst.green_bsjinst_ccip_std_afujafu(cp2af_sRxPort.c0.data[511.0]</li> <li>inst_green_bsjinst_ccip_std_afujafu(cp2af_sRxPort.c0.hdr.cl_num(1.0)</li> </ul>							1h		00000000308	109020000000	000123456789AB	CDEFN	1h		
	8 inst green bajinst_ccip_std_afujahi(p2af_960Fortc0.data[511.0] 8 inst green bajinst_ccip_std_afujahi(p2af_960Fortc0.hdr.cl_num[1.0] 8 inst_green_bajinst_ccip_std_afujahi(p2af_960Fortc0.hdr.mdata[15.0]							1h 0209h		0000000000308	10902000000	00012345678948	CDEFh	1h 2h		
	inst green boljmst ccip sid ahlahliqD24 s&PortcOdata[511.0]     inst green boljmst ccip sid ahlahliqD24 s&PortcOdatcl num(1.0]     inst green boljmst ccip sid ahlahliqD24 s&PortcOdatcmdata[15.0]     inst green boljmst ccip sid ahlahliqD24 s&PortcOdatcmsp type[0.0]	0209h	1h					1h 0209h 0h		000000000308	10902000000	00012345678948	CDEFh	i i	0209h	
	inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/aku/s11.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/acu/aku/s1.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[15.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[15.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[16.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[16.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[16.0] inst.green.bolinst.cob.ptd.aku/aku/cp2a/_s0Portc.oku/makaa[16.0]	0209h	1h					1h 0209h 0h 0h		000000000308	10902000000	00012345678948	COEPh	i i	0209h	
	8 intergreen bejinst ceip, ad aluphiquid söheruchdantist.0. 8 nat green bejinst ceip, ad aluphiquid söheruchdarist.0. 10 nat green bejinst ceip, ad aluphiquid söheruchdarist.0. 9 intergreen bejinst ceip, ad aluphiquid söheruchdaristenen typelo.0. 9 intergreen bejinst ceip, ad aluphiquid söheruchdaristenen typelo.0. 9 intergreen bejinst ceip, ad aluphiquid söheruchdaristenen typelo.0. 9 intergreen bejinst ceip, ad aluphiquid söheruchdaristenen typelo.0.	0209h	1h					1h 0209h 0h 0h		000000000308	10902000000	000123456789AB	COEFN	i i	0209h	
	is insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1) is insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1). If insigned holicity of adjulphysical information (1).	0209h	1h					1h 009h 0h 0h 0h 0h		000000000308	19922000000	000123456789A8	CDEFh	i i	0209h	
	$\bar{v}$ is any green below can be definited as the standard state $1.1$ of $\bar{v}$ is any green below can be definited as the state of t	0209h	1h					1h 00 0h 0h 0h 0h 0h 0000h		000000000308	19922000000	00012345678948	CDEFh	i i	0209h	
	is suggess pairs, copie al philological philorecological (LL) is suggess pairs, copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philopecal philorecologic (mm LL) is suggess philos copies of philopecal philorecologic (mm LL) is suggess philos copies of philopecal philopecal philorecologic (mm LL) is suggess philos copies of philopecal philopecal philopecal philopecal philopecal philorecologic (mm LL) is suggess philos copies of philopecal	0209h	1h					1h 00 0h 0h 0h 0h 0000h 0h			19922000000	00012345678548	CDEFh	i i	0209h	000h
	is suggered begins copy of a dyship/copy dysherododau[51.1.0] is not green believe copy of adyship/copy dysherodoba(ext const 1.6] is not green believe copy of adyship/copy dysherodobaroad(15.6] is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6).	0209h	1h					1h 00 0h 0h 0h 0h 00 0h 0000h 0h		000000000000000000000000000000000000000	10502000000	0001123456785948	CDEFh	i i	0209h Oh	000h
	is suggered by the control of the definition	0209h	1h					1h 0209h 0h 0h 0h 0000h 0h 456785A8CDEFR		000000000000000000000000000000000000000	10502000000	000112345678548	COEFN	i i	0209h Oh	
	is suggered begins copy of a dyship/copy dysherododau[51.1.0] is not green believe copy of adyship/copy dysherodoba(ext const 1.6] is not green believe copy of adyship/copy dysherodobaroad(15.6] is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6) is not green believe copy adyship/copy dysherodobaroad(16.6).	0209h	1h					1h 0209h 0h 0h 0h 0h 0000 0h 45578548CDEP 0000000000		000000000000	10902000000	000112345578548	CDEFN	i i	0209h Oh	

### 5.4. How to Exit from the Debug Session

- 1. Close Signal Tap instance.
- 2. In System Console, select **File ➤ Exit**.
- 3. In the debug target host shell, terminate the mmlink with a <Ctrl-c> key sequence.
- 4. If you want to debug another AFU, you must first terminate the active mmlink process.
- 5. Before loading a new AFU, be sure to terminate any OPAE host application code that has the currently loaded AFU open.

### **5.5. Troubleshooting Remote Debug Connections**

If you get a Failed to connect message after invoking System Console:

1. Check if a firewall is blocking your port. If so, unblock your port by running the following:

firewall-cmd --add-port=3333/tcp --permanent


Consider adding port tunneling. Do this when the debug target host is behind a firewall and your remote debug host is not.

2. On the debug target host, run **mmlink** as before. Note that **mmlink** provides an option to specify a port number. Port 3333 is the default. Refer to the following:

\$ mmlink -- port=3333

- 3. Setup port tunneling on the remote debug host. This example shows how to do so on a Windows remote debug host using PuTTY.
- 4. Use a PuTTY configuration screen as shown in the *SSH Tunneling with PuTTY* figure. For <SDP>, enter the name of the debug target host. This forwards the local port on your Windows host 4444 to port 3333 on the debug target host.

#### Figure 46. **SSH Tunneling with PuTTY**



5. Click Session, specify the name of the debug target host, click Save, and then **Open**. Login to the debug target host. This is your tunneling session.

#### Figure 47. Save and Open the Tunneling Session

This figure specifies local host and the port 4444.

- Session	Basic options for your PuTT	'session			
Logging ∃ Terminal Keyboard	Specify the destination you want to co Host Name (or IP address)	Port			
Bell Features ⊒ Window	<pre><sdp> Connection type:     Raw    Telnet    Rlogin   </sdp></pre>	SSH O Seria			
Appearance Behaviour Translation Selection	Load, save or delete a stored session Saved Sessions				
	myTunnelSession				
Colours	plxc15024.pdx.intel.com plxc15025.pdx.intel.com	^ Load			
···· Data ···· Proxy	plxc15025.pdx.intel.com BLUE plxc15025.pdx.intel.com GRAY	Save			
Telnet Rlogin I⊞ SSH	ptxc15025.pdx.intel.com Purple ptxc25446.pdx.intel.com ptxcaa001.pdx.intel.com	v Delete			
⊡. SSH	Close window on exit: Always Never Only of the other of the other of the other othe	on <mark>cle</mark> an exit			





Once the tunneling session is setup this forwarding is complete.

- 6. Open a Windows Command Window and issue the **system-console** command as shown in the "Save and Open the Tunneling Session" figure.
- 7. Run the System Console with Port Forwarding command:

\$ system-console --rc\_script=mmlink\_setup\_profiled.tcl\
remote\_debug.sof localhost 4444

As before, the Intel Quartus Prime System Console comes up. Wait for the **Remote system ready** message on the tcl console of the System Console.



Send Feedback

### intel

### **6. Document Revision History for the Accelerator Functional Unit Developer Guide: Intel FPGA Programmable Acceleration Card N3000 Variants**

Document Version	Intel Acceleration Stack Version	Changes
2022.07.15	1.3.1	Updated the <b>Target</b> list in section: <i>Build with make</i> .
2020.09.08	1.3.1	Updated in accordance with the Intel Acceleration Stack 1.3.1 Version for Intel FPGA Programmable Acceleration Card N3000.
2020.06.15	1.3	<ul> <li>Added enhancements for 1.3:</li> <li>Supported Ethernet Network Configurations—Added supported Board OPN</li> <li>Ethernet Interface—Updated the Instantiated Ethernet MACs figure to reflect that in the 4x25, only one QSFP and one Retimer are active.</li> <li>Added the following sections: <ul> <li>Loading Your FPGA image with JTAG</li> <li>Prepare your N3000 for JTAG</li> <li>Disable PCIe Automatic Error Reporting (AER)</li> <li>Use JTAG to load A10 *.sof file</li> <li>How to rescan PCIe bus and re-enable PCIe AER</li> <li>AFU Clocks</li> <li>Hello_afu - uClk_usr</li> <li>Hello_afu - New PLL</li> <li>Creating an AFU with High Level Synthesis (HLS)</li> </ul> </li> </ul>
2019.12.06	1.1	Initial Release

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. \*Other names and brands may be claimed as the property of others.